annotate test/CodeGen/Hexagon/rdf-cover-use.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
1 ; RUN: llc -march=hexagon -verify-machineinstrs < %s | FileCheck %s
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
2
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
3 ; Check for sane output.
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
4 ; CHECK: vmpyweh
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
5
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
6 target triple = "hexagon"
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
7
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
8 declare i32 @llvm.hexagon.S2.clb(i32) #0
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
9 declare i32 @llvm.hexagon.S2.asl.r.r(i32, i32) #0
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
10 declare i32 @llvm.hexagon.S2.vrndpackwh(i64) #0
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
11 declare i64 @llvm.hexagon.M2.mmpyl.s1(i64, i64) #0
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
12
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
13 define i64 @fred(i32 %a0, i32 %a1) local_unnamed_addr #1 {
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
14 b2:
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
15 br i1 undef, label %b15, label %b3
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
16
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
17 b3: ; preds = %b2
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
18 %v4 = tail call i32 @llvm.hexagon.S2.clb(i32 %a1) #0
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
19 %v5 = add nsw i32 %v4, -32
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
20 %v6 = zext i32 %v5 to i64
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
21 %v7 = shl nuw i64 %v6, 32
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
22 %v8 = or i64 %v7, 0
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
23 %v9 = tail call i32 @llvm.hexagon.S2.asl.r.r(i32 %a0, i32 0)
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
24 %v10 = tail call i32 @llvm.hexagon.S2.vrndpackwh(i64 %v8)
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
25 %v11 = sext i32 %v9 to i64
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
26 %v12 = sext i32 %v10 to i64
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
27 %v13 = tail call i64 @llvm.hexagon.M2.mmpyl.s1(i64 %v11, i64 %v12)
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
28 %v14 = and i64 %v13, 4294967295
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
29 br label %b15
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
30
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
31 b15: ; preds = %b3, %b2
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
32 %v16 = phi i64 [ %v14, %b3 ], [ 0, %b2 ]
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
33 %v17 = or i64 0, %v16
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
34 ret i64 %v17
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
35 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
36
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
37 attributes #0 = { nounwind readnone }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
38 attributes #1 = { nounwind "target-cpu"="hexagonv55" }