annotate test/CodeGen/Hexagon/section_7275.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; The reason for the bug was that when deciding if a global
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; variable can be part of sdata, we were wrongly ignoring
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 ; the presence of any section specified for the variable
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; using the section attribute. If such a section is specified,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; and that section is not sdata*/sbss* then the variable
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; cannot use GPREL addressing, i.e. memw(#variablename).
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; RUN: llc -march=hexagon < %s | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; CHECK-LABEL: foo
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 ; CHECK-DAG: memw(##b)
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
11 ; CHECK-DAG: memw(gp+#d)
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 ; CHECK-DAG: memw(##g)
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
13 ; CHECK-DAG: memw(gp+#h)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
14 ; CHECK-DAG: memw(gp+#f)
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 ; CHECK-DAG: memw(##e)
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
16 ; CHECK-DAG: memw(gp+#a)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
17 ; CHECK-DAG: memw(gp+#c)
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 ; CHECK-LABEL: bar
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 ; CHECK: memw(##b)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 @b = global i32 0, section ".data.section", align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 @a = common global i32 0, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 @d = global i32 0, section ".sbss", align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 @c = global i32 0, section ".sdata", align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 @f = global i32 0, section ".sbss.4", align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 @e = global i32 0, section ".sdatafoo", align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 @h = global i32 0, section ".sdata.4", align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 @g = global i32 0, section ".sbssfoo", align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 define void @foo() nounwind {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 %0 = load i32, i32* @b, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 store i32 %0, i32* @a, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 %1 = load i32, i32* @d, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 store i32 %1, i32* @c, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 %2 = load i32, i32* @f, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 store i32 %2, i32* @e, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 %3 = load i32, i32* @h, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 store i32 %3, i32* @g, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 define void @bar() nounwind section ".function.section" {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45 %0 = load i32, i32* @a, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 store i32 %0, i32* @b, align 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50 define i32 @main() nounwind readnone {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 ret i32 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54