Mercurial > hg > Members > tobaru > cbc > CbC_llvm

annotate test/CodeGen/SystemZ/args-10.ll @ 128:c347d3398279 default tip

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; Test incoming i128 arguments.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 ; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; Do some arithmetic so that we can see the register being used.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 define void @f1(i128 *%r2, i16 %r3, i32 %r4, i64 %r5, i128 %r6) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; CHECK-LABEL: f1:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; CHECK-DAG: lg [[REGL:%r[0-5]+]], 8(%r6)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; CHECK-DAG: lg [[REGH:%r[0-5]+]], 0(%r6)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 ; CHECK: algr [[REGL]], [[REGL]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 ; CHECK-NEXT: alcgr [[REGH]], [[REGH]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 ; CHECK-DAG: stg [[REGL]], 8(%r2)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 ; CHECK-DAG: stg [[REGH]], 0(%r2)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 ; CHECK: br %r14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 %y = add i128 %r6, %r6
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 store i128 %y, i128 *%r2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 ; Test a case where the i128 address is passed on the stack.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 define void @f2(i128 *%r2, i16 %r3, i32 %r4, i64 %r5,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 i128 %r6, i64 %s1, i64 %s2, i128 %s4) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 ; CHECK-LABEL: f2:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 ; CHECK: lg [[ADDR:%r[1-5]+]], 176(%r15)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 ; CHECK-DAG: lg [[REGL:%r[0-5]+]], 8([[ADDR]])
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 ; CHECK-DAG: lg [[REGH:%r[0-5]+]], 0([[ADDR]])
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 ; CHECK: algr [[REGL]], [[REGL]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 ; CHECK-NEXT: alcgr [[REGH]], [[REGH]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 ; CHECK-DAG: stg [[REGL]], 8(%r2)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 ; CHECK-DAG: stg [[REGH]], 0(%r2)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 ; CHECK: br %r14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 %y = add i128 %s4, %s4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 store i128 %y, i128 *%r2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 ; Explicit i128 return values are likewise passed indirectly.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 define i128 @f14(i128 %r3) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 ; CHECK-LABEL: f14:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 ; CHECK-DAG: lg [[REGL:%r[0-5]+]], 8(%r3)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 ; CHECK-DAG: lg [[REGH:%r[0-5]+]], 0(%r3)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42 ; CHECK: algr [[REGL]], [[REGL]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 ; CHECK-NEXT: alcgr [[REGH]], [[REGH]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 ; CHECK-DAG: stg [[REGL]], 8(%r2)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45 ; CHECK-DAG: stg [[REGH]], 0(%r2)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 ; CHECK: br %r14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 %y = add i128 %r3, %r3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 ret i128 %y
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50