annotate test/CodeGen/SystemZ/trap-02.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; Test zE12 conditional traps
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ;
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 ; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=zEC12 | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 declare void @llvm.trap()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; Check conditional compare logical and trap
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 define i32 @f1(i32 zeroext %a, i32 *%ptr) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; CHECK-LABEL: f1:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 ; CHECK: clth %r2, 0(%r3)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 ; CHECK: lhi %r2, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 ; CHECK: br %r14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 %b = load i32, i32 *%ptr
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 %cmp = icmp ugt i32 %a, %b
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 br i1 %cmp, label %if.then, label %if.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 if.then: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 tail call void @llvm.trap()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 unreachable
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 if.end: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 ret i32 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 ; Check conditional compare logical grande and trap
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 define i64 @f2(i64 zeroext %a, i64 *%ptr) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 ; CHECK-LABEL: f2:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 ; CHECK: clgtl %r2, 0(%r3)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 ; CHECK: lghi %r2, 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 ; CHECK: br %r14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 %b = load i64, i64 *%ptr
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 %cmp = icmp ult i64 %a, %b
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 br i1 %cmp, label %if.then, label %if.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 if.then: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 tail call void @llvm.trap()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 unreachable
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 if.end: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42 ret i64 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45 ; Verify that we don't attempt to use the compare and trap
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 ; instruction with an index operand.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 define i32 @f3(i32 zeroext %a, i32 *%base, i64 %offset) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 ; CHECK-LABEL: f3:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 ; CHECK: cl %r2, 0(%r{{[0-5]}},%r3)
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
50 ; CHECK: lhi %r2, 0
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51 ; CHECK-LABEL: .Ltmp0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 ; CHECK: jh .Ltmp0+2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53 ; CHECK: br %r14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 %ptr = getelementptr i32, i32 *%base, i64 %offset
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56 %b = load i32, i32 *%ptr
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57 %cmp = icmp ugt i32 %a, %b
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58 br i1 %cmp, label %if.then, label %if.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
59
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60 if.then: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61 tail call void @llvm.trap()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
62 unreachable
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64 if.end: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65 ret i32 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
68 ; Verify that we don't attempt to use the compare and trap grande
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69 ; instruction with an index operand.
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
70 define i64 @f4(i64 %a, i64 *%base, i64 %offset) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
71 ; CHECK-LABEL: f4:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
72 ; CHECK: clg %r2, 0(%r{{[0-5]}},%r3)
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
73 ; CHECK: lghi %r2, 0
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
74 ; CHECK-LABEL: .Ltmp1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
75 ; CHECK: jh .Ltmp1+2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
76 ; CHECK: br %r14
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
77 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
78 %ptr = getelementptr i64, i64 *%base, i64 %offset
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
79 %b = load i64, i64 *%ptr
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
80 %cmp = icmp ugt i64 %a, %b
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
81 br i1 %cmp, label %if.then, label %if.end
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
82
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
83 if.then: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
84 tail call void @llvm.trap()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
85 unreachable
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
86
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
87 if.end: ; preds = %entry
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
88 ret i64 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
89 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
90