Mercurial > hg > Members > tobaru > cbc > CbC_llvm
comparison lib/Target/WebAssembly/WebAssemblyMachineFunctionInfo.h @ 100:7d135dc70f03
LLVM 3.9
author | Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp> |
---|---|
date | Tue, 26 Jan 2016 22:53:40 +0900 |
parents | afa8332a0e37 |
children | 1172e4bd9c6f |
comparison
equal
deleted
inserted
replaced
96:6418606d0ead | 100:7d135dc70f03 |
---|---|
14 //===----------------------------------------------------------------------===// | 14 //===----------------------------------------------------------------------===// |
15 | 15 |
16 #ifndef LLVM_LIB_TARGET_WEBASSEMBLY_WEBASSEMBLYMACHINEFUNCTIONINFO_H | 16 #ifndef LLVM_LIB_TARGET_WEBASSEMBLY_WEBASSEMBLYMACHINEFUNCTIONINFO_H |
17 #define LLVM_LIB_TARGET_WEBASSEMBLY_WEBASSEMBLYMACHINEFUNCTIONINFO_H | 17 #define LLVM_LIB_TARGET_WEBASSEMBLY_WEBASSEMBLYMACHINEFUNCTIONINFO_H |
18 | 18 |
19 #include "WebAssemblyRegisterInfo.h" | 19 #include "MCTargetDesc/WebAssemblyMCTargetDesc.h" |
20 #include "llvm/CodeGen/MachineFunction.h" | |
21 #include "llvm/CodeGen/MachineRegisterInfo.h" | 20 #include "llvm/CodeGen/MachineRegisterInfo.h" |
22 | 21 |
23 namespace llvm { | 22 namespace llvm { |
24 | 23 |
25 /// This class is derived from MachineFunctionInfo and contains private | 24 /// This class is derived from MachineFunctionInfo and contains private |
26 /// WebAssembly-specific information for each MachineFunction. | 25 /// WebAssembly-specific information for each MachineFunction. |
27 class WebAssemblyFunctionInfo final : public MachineFunctionInfo { | 26 class WebAssemblyFunctionInfo final : public MachineFunctionInfo { |
28 MachineFunction &MF; | 27 MachineFunction &MF; |
29 | 28 |
30 unsigned NumArguments; | 29 std::vector<MVT> Params; |
30 | |
31 /// A mapping from CodeGen vreg index to WebAssembly register number. | |
32 std::vector<unsigned> WARegs; | |
33 | |
34 /// A mapping from CodeGen vreg index to a boolean value indicating whether | |
35 /// the given register is considered to be "stackified", meaning it has been | |
36 /// determined or made to meet the stack requirements: | |
37 /// - single use (per path) | |
38 /// - single def (per path) | |
39 /// - defined and used in LIFO order with other stack registers | |
40 BitVector VRegStackified; | |
41 | |
42 // One entry for each possible target reg. we expect it to be small. | |
43 std::vector<unsigned> PhysRegs; | |
31 | 44 |
32 public: | 45 public: |
33 explicit WebAssemblyFunctionInfo(MachineFunction &MF) | 46 explicit WebAssemblyFunctionInfo(MachineFunction &MF) : MF(MF) { |
34 : MF(MF), NumArguments(0) {} | 47 PhysRegs.resize(WebAssembly::NUM_TARGET_REGS, -1U); |
48 } | |
35 ~WebAssemblyFunctionInfo() override; | 49 ~WebAssemblyFunctionInfo() override; |
36 | 50 |
37 void setNumArguments(unsigned N) { NumArguments = N; } | 51 void addParam(MVT VT) { Params.push_back(VT); } |
38 unsigned getNumArguments() const { return NumArguments; } | 52 const std::vector<MVT> &getParams() const { return Params; } |
53 | |
54 static const unsigned UnusedReg = -1u; | |
55 | |
56 void stackifyVReg(unsigned VReg) { | |
57 if (TargetRegisterInfo::virtReg2Index(VReg) >= VRegStackified.size()) | |
58 VRegStackified.resize(TargetRegisterInfo::virtReg2Index(VReg) + 1); | |
59 VRegStackified.set(TargetRegisterInfo::virtReg2Index(VReg)); | |
60 } | |
61 void unstackifyVReg(unsigned VReg) { | |
62 if (TargetRegisterInfo::virtReg2Index(VReg) >= VRegStackified.size()) | |
63 return; | |
64 VRegStackified.reset(TargetRegisterInfo::virtReg2Index(VReg)); | |
65 } | |
66 bool isVRegStackified(unsigned VReg) const { | |
67 if (TargetRegisterInfo::virtReg2Index(VReg) >= VRegStackified.size()) | |
68 return false; | |
69 return VRegStackified.test(TargetRegisterInfo::virtReg2Index(VReg)); | |
70 } | |
71 | |
72 void initWARegs(); | |
73 void setWAReg(unsigned VReg, unsigned WAReg) { | |
74 assert(WAReg != UnusedReg); | |
75 assert(TargetRegisterInfo::virtReg2Index(VReg) < WARegs.size()); | |
76 WARegs[TargetRegisterInfo::virtReg2Index(VReg)] = WAReg; | |
77 } | |
78 unsigned getWAReg(unsigned Reg) const { | |
79 if (TargetRegisterInfo::isVirtualRegister(Reg)) { | |
80 assert(TargetRegisterInfo::virtReg2Index(Reg) < WARegs.size()); | |
81 return WARegs[TargetRegisterInfo::virtReg2Index(Reg)]; | |
82 } | |
83 return PhysRegs[Reg]; | |
84 } | |
85 // If new virtual registers are created after initWARegs has been called, | |
86 // this function can be used to add WebAssembly register mappings for them. | |
87 void addWAReg(unsigned VReg, unsigned WAReg) { | |
88 assert(VReg = WARegs.size()); | |
89 WARegs.push_back(WAReg); | |
90 } | |
91 | |
92 void addPReg(unsigned PReg, unsigned WAReg) { | |
93 assert(PReg < WebAssembly::NUM_TARGET_REGS); | |
94 assert(WAReg < -1U); | |
95 PhysRegs[PReg] = WAReg; | |
96 } | |
97 const std::vector<unsigned> &getPhysRegs() const { return PhysRegs; } | |
39 }; | 98 }; |
40 | 99 |
41 } // end namespace llvm | 100 } // end namespace llvm |
42 | 101 |
43 #endif | 102 #endif |