Mercurial > hg > Members > tobaru > cbc > CbC_llvm
diff test/CodeGen/WebAssembly/comparisons_i64.ll @ 95:afa8332a0e37
LLVM 3.8
author | Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp> |
---|---|
date | Tue, 13 Oct 2015 17:48:58 +0900 |
parents | |
children | 7d135dc70f03 |
line wrap: on
line diff
--- /dev/null Thu Jan 01 00:00:00 1970 +0000 +++ b/test/CodeGen/WebAssembly/comparisons_i64.ll Tue Oct 13 17:48:58 2015 +0900 @@ -0,0 +1,104 @@ +; RUN: llc < %s -asm-verbose=false | FileCheck %s + +; Test that basic 64-bit integer comparison operations assemble as expected. + +target datalayout = "e-p:32:32-i64:64-n32:64-S128" +target triple = "wasm32-unknown-unknown" + +; CHECK-LABEL: eq_i64: +; CHECK-NEXT: .param i64{{$}} +; CHECK-NEXT: .param i64{{$}} +; CHECK-NEXT: .result i32{{$}} +; CHECK-NEXT: @1{{$}} +; CHECK-NEXT: set_local @2, pop{{$}} +; CHECK-NEXT: @0{{$}} +; CHECK-NEXT: set_local @3, pop{{$}} +; CHECK-NEXT: eq @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +; CHECK-NEXT: return @4{{$}} +define i32 @eq_i64(i64 %x, i64 %y) { + %a = icmp eq i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +} + +; CHECK-LABEL: ne_i64: +; CHECK: ne @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +define i32 @ne_i64(i64 %x, i64 %y) { + %a = icmp ne i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +} + +; CHECK-LABEL: slt_i64: +; CHECK: slt @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +define i32 @slt_i64(i64 %x, i64 %y) { + %a = icmp slt i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +} + +; CHECK-LABEL: sle_i64: +; CHECK: sle @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +define i32 @sle_i64(i64 %x, i64 %y) { + %a = icmp sle i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +} + +; CHECK-LABEL: ult_i64: +; CHECK: ult @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +define i32 @ult_i64(i64 %x, i64 %y) { + %a = icmp ult i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +} + +; CHECK-LABEL: ule_i64: +; CHECK: ule @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +define i32 @ule_i64(i64 %x, i64 %y) { + %a = icmp ule i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +} + +; CHECK-LABEL: sgt_i64: +; CHECK: sgt @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +define i32 @sgt_i64(i64 %x, i64 %y) { + %a = icmp sgt i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +} + +; CHECK-LABEL: sge_i64: +; CHECK: sge @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +define i32 @sge_i64(i64 %x, i64 %y) { + %a = icmp sge i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +} + +; CHECK-LABEL: ugt_i64: +; CHECK: ugt @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +define i32 @ugt_i64(i64 %x, i64 %y) { + %a = icmp ugt i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +} + +; CHECK-LABEL: uge_i64: +; CHECK: uge @3, @2{{$}} +; CHECK-NEXT: set_local @4, pop{{$}} +define i32 @uge_i64(i64 %x, i64 %y) { + %a = icmp uge i64 %x, %y + %b = zext i1 %a to i32 + ret i32 %b +}