view test/CodeGen/Hexagon/vect/vect-vsubw.ll @ 95:afa8332a0e37

LLVM 3.8
author Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
date Tue, 13 Oct 2015 17:48:58 +0900
parents
children
line wrap: on
line source

; RUN: llc -march=hexagon < %s | FileCheck %s
; CHECK: vsubw

define <2 x i32> @t_i2x32(<2 x i32> %a, <2 x i32> %b) nounwind {
entry:
	%0 = sub <2 x i32> %a, %b
	ret <2 x i32> %0
}