Mercurial > hg > Members > tobaru > cbc > CbC_llvm
view test/CodeGen/X86/sse-intel-ocl.ll @ 33:e4204d083e25
LLVM 3.5
author | Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp> |
---|---|
date | Thu, 12 Dec 2013 14:32:10 +0900 |
parents | 95c75e76d11b |
children | afa8332a0e37 |
line wrap: on
line source
; RUN: llc < %s -mtriple=i386-pc-win32 -mcpu=nehalem | FileCheck -check-prefix=WIN32 %s ; RUN: llc < %s -mtriple=x86_64-win32 -mcpu=nehalem | FileCheck -check-prefix=WIN64 %s ; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=nehalem | FileCheck -check-prefix=NOT_WIN %s declare <16 x float> @func_float16_ptr(<16 x float>, <16 x float> *) declare <16 x float> @func_float16(<16 x float>, <16 x float>) ; WIN64: testf16_inp ; WIN64: addps {{.*}}, {{%xmm[0-3]}} ; WIN64: addps {{.*}}, {{%xmm[0-3]}} ; WIN64: addps {{.*}}, {{%xmm[0-3]}} ; WIN64: addps {{.*}}, {{%xmm[0-3]}} ; WIN64: leaq {{.*}}(%rsp), %rcx ; WIN64: call ; WIN64: ret ; WIN32: testf16_inp ; WIN32: movl %eax, (%esp) ; WIN32: addps {{.*}}, {{%xmm[0-3]}} ; WIN32: addps {{.*}}, {{%xmm[0-3]}} ; WIN32: addps {{.*}}, {{%xmm[0-3]}} ; WIN32: addps {{.*}}, {{%xmm[0-3]}} ; WIN32: call ; WIN32: ret ; NOT_WIN: testf16_inp ; NOT_WIN: addps {{.*}}, {{%xmm[0-3]}} ; NOT_WIN: addps {{.*}}, {{%xmm[0-3]}} ; NOT_WIN: addps {{.*}}, {{%xmm[0-3]}} ; NOT_WIN: addps {{.*}}, {{%xmm[0-3]}} ; NOT_WIN: leaq {{.*}}(%rsp), %rdi ; NOT_WIN: call ; NOT_WIN: ret ;test calling conventions - input parameters define <16 x float> @testf16_inp(<16 x float> %a, <16 x float> %b) nounwind { %y = alloca <16 x float>, align 16 %x = fadd <16 x float> %a, %b %1 = call intel_ocl_bicc <16 x float> @func_float16_ptr(<16 x float> %x, <16 x float>* %y) %2 = load <16 x float>* %y, align 16 %3 = fadd <16 x float> %2, %1 ret <16 x float> %3 } ;test calling conventions - preserved registers ; preserved xmm6-xmm15 ; WIN64: testf16_regs ; WIN64: call ; WIN64: addps {{%xmm[6-9]}}, {{.*}} ; WIN64: addps {{%xmm[6-9]}}, {{.*}} ; WIN64: ret ; preserved xmm8-xmm15 ; NOT_WIN: testf16_regs ; NOT_WIN: call ; NOT_WIN: addps {{%xmm([8-9]|1[0-1])}}, {{.*}} ; NOT_WIN: addps {{%xmm([8-9]|1[0-1])}}, {{.*}} ; NOT_WIN: addps {{%xmm([8-9]|1[0-1])}}, {{.*}} ; NOT_WIN: addps {{%xmm([8-9]|1[0-1])}}, {{.*}} ; NOT_WIN: ret define <16 x float> @testf16_regs(<16 x float> %a, <16 x float> %b) nounwind { %y = alloca <16 x float>, align 16 %x = fadd <16 x float> %a, %b %1 = call intel_ocl_bicc <16 x float> @func_float16_ptr(<16 x float> %x, <16 x float>* %y) %2 = load <16 x float>* %y, align 16 %3 = fadd <16 x float> %1, %b %4 = fadd <16 x float> %2, %3 ret <16 x float> %4 } ; test calling conventions - prolog and epilog ; NOT_WIN: movaps {{%xmm([8-9]|1[0-5])}}, {{.*(%rsp).*}} ## 16-byte Spill ; NOT_WIN: movaps {{%xmm([8-9]|1[0-5])}}, {{.*(%rsp).*}} ## 16-byte Spill ; NOT_WIN: movaps {{%xmm([8-9]|1[0-5])}}, {{.*(%rsp).*}} ## 16-byte Spill ; NOT_WIN: movaps {{%xmm([8-9]|1[0-5])}}, {{.*(%rsp).*}} ## 16-byte Spill ; NOT_WIN: movaps {{%xmm([8-9]|1[0-5])}}, {{.*(%rsp).*}} ## 16-byte Spill ; NOT_WIN: movaps {{%xmm([8-9]|1[0-5])}}, {{.*(%rsp).*}} ## 16-byte Spill ; NOT_WIN: movaps {{%xmm([8-9]|1[0-5])}}, {{.*(%rsp).*}} ## 16-byte Spill ; NOT_WIN: movaps {{%xmm([8-9]|1[0-5])}}, {{.*(%rsp).*}} ## 16-byte Spill ; NOT_WIN: call ; NOT_WIN: movaps {{.*(%rsp).*}}, {{%xmm([8-9]|1[0-5])}} ## 16-byte Reload ; NOT_WIN: movaps {{.*(%rsp).*}}, {{%xmm([8-9]|1[0-5])}} ## 16-byte Reload ; NOT_WIN: movaps {{.*(%rsp).*}}, {{%xmm([8-9]|1[0-5])}} ## 16-byte Reload ; NOT_WIN: movaps {{.*(%rsp).*}}, {{%xmm([8-9]|1[0-5])}} ## 16-byte Reload ; NOT_WIN: movaps {{.*(%rsp).*}}, {{%xmm([8-9]|1[0-5])}} ## 16-byte Reload ; NOT_WIN: movaps {{.*(%rsp).*}}, {{%xmm([8-9]|1[0-5])}} ## 16-byte Reload ; NOT_WIN: movaps {{.*(%rsp).*}}, {{%xmm([8-9]|1[0-5])}} ## 16-byte Reload ; NOT_WIN: movaps {{.*(%rsp).*}}, {{%xmm([8-9]|1[0-5])}} ## 16-byte Reload define intel_ocl_bicc <16 x float> @test_prolog_epilog(<16 x float> %a, <16 x float> %b) nounwind { %c = call <16 x float> @func_float16(<16 x float> %a, <16 x float> %b) ret <16 x float> %c }