Mercurial > hg > Members > tobaru > cbc > CbC_llvm
view test/CodeGen/X86/zext-inreg-0.ll @ 33:e4204d083e25
LLVM 3.5
author | Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp> |
---|---|
date | Thu, 12 Dec 2013 14:32:10 +0900 |
parents | 95c75e76d11b |
children | 803732b1fca8 |
line wrap: on
line source
; RUN: llc < %s -march=x86 | FileCheck -check-prefix=X86 %s ; RUN: llc < %s -march=x86-64 | FileCheck -check-prefix=X64 %s ; X86-NOT: and ; X64-NOT: and ; X64-NOT: movzbq ; X64-NOT: movzwq ; X64-NOT: movzlq ; These should use movzbl instead of 'and 255'. ; This related to not having a ZERO_EXTEND_REG opcode. define i32 @a(i32 %d) nounwind { %e = add i32 %d, 1 %retval = and i32 %e, 255 ret i32 %retval } define i32 @b(float %d) nounwind { %tmp12 = fptoui float %d to i8 %retval = zext i8 %tmp12 to i32 ret i32 %retval } define i32 @c(i32 %d) nounwind { %e = add i32 %d, 1 %retval = and i32 %e, 65535 ret i32 %retval } define i64 @d(i64 %d) nounwind { %e = add i64 %d, 1 %retval = and i64 %e, 255 ret i64 %retval } define i64 @e(i64 %d) nounwind { %e = add i64 %d, 1 %retval = and i64 %e, 65535 ret i64 %retval } define i64 @f(i64 %d) nounwind { %e = add i64 %d, 1 %retval = and i64 %e, 4294967295 ret i64 %retval } define i32 @g(i8 %d) nounwind { %e = add i8 %d, 1 %retval = zext i8 %e to i32 ret i32 %retval } define i32 @h(i16 %d) nounwind { %e = add i16 %d, 1 %retval = zext i16 %e to i32 ret i32 %retval } define i64 @i(i8 %d) nounwind { %e = add i8 %d, 1 %retval = zext i8 %e to i64 ret i64 %retval } define i64 @j(i16 %d) nounwind { %e = add i16 %d, 1 %retval = zext i16 %e to i64 ret i64 %retval } define i64 @k(i32 %d) nounwind { %e = add i32 %d, 1 %retval = zext i32 %e to i64 ret i64 %retval }