annotate paper/src/AgdaInstance.agda.replaced @ 4:bf1f62556b81

add while_test_init_imple
author soto
date Thu, 11 Feb 2021 17:03:31 +0900
parents 959f4b34d6f4
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
3
959f4b34d6f4 add final thesis
soto
parents:
diff changeset
1 _==Nat_ : Nat @$\rightarrow$@ Nat @$\rightarrow$@ Bool
959f4b34d6f4 add final thesis
soto
parents:
diff changeset
2 zero ==Nat zero = true
959f4b34d6f4 add final thesis
soto
parents:
diff changeset
3 (suc n) ==Nat zero = false
959f4b34d6f4 add final thesis
soto
parents:
diff changeset
4 zero ==Nat (suc m) = false
959f4b34d6f4 add final thesis
soto
parents:
diff changeset
5 (suc n) ==Nat (suc m) = n ==Nat m
959f4b34d6f4 add final thesis
soto
parents:
diff changeset
6
959f4b34d6f4 add final thesis
soto
parents:
diff changeset
7 instance
959f4b34d6f4 add final thesis
soto
parents:
diff changeset
8 natHas== : Eq Nat
959f4b34d6f4 add final thesis
soto
parents:
diff changeset
9 natHas== = record { _==_ = _==Nat_}