comparison Paper/src/sound-loop.agda.replaced @ 0:14a0e409d574

ADD fast commit
author soto <soto@cr.ie.u-ryukyu.ac.jp>
date Sun, 24 Apr 2022 23:13:44 +0900
parents
children
comparison
equal deleted inserted replaced
-1:000000000000 0:14a0e409d574
1 loopPPSem : (input output : Envc ) !$\rightarrow$! output !$\equiv$! loopPP (varn input) input refl
2 !$\rightarrow$! (varn input + vari input !$\equiv$! c10 input )
3 !$\rightarrow$! (varn input + vari input !$\equiv$! c10 input ) implies (vari output !$\equiv$! c10 output)
4 loopPPSem input output refl s2p = loopPPSemInduct (varn input) input refl refl s2p