annotate test/CodeGen/AMDGPU/fmed3.ll @ 120:1172e4bd9c6f

update 4.0.0
author mir3636
date Fri, 25 Nov 2016 19:14:25 +0900
parents
children 803732b1fca8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=NOSNAN -check-prefix=GCN %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 ; RUN: llc -march=amdgcn -mattr=+fp-exceptions -verify-machineinstrs < %s | FileCheck -check-prefix=SNAN -check-prefix=GCN %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 declare i32 @llvm.amdgcn.workitem.id.x() #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 declare float @llvm.minnum.f32(float, float) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 declare float @llvm.maxnum.f32(float, float) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 declare double @llvm.minnum.f64(double, double) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 declare double @llvm.maxnum.f64(double, double) #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 ; GCN-LABEL: {{^}}v_test_fmed3_r_i_i_f32:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 ; NOSNAN: v_med3_f32 v{{[0-9]+}}, v{{[0-9]+}}, 2.0, 4.0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 ; SNAN: v_max_f32_e32 v{{[0-9]+}}, 2.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 ; SNAN: v_min_f32_e32 v{{[0-9]+}}, 4.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 define void @v_test_fmed3_r_i_i_f32(float addrspace(1)* %out, float addrspace(1)* %aptr) #1 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 %tid = call i32 @llvm.amdgcn.workitem.id.x()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 %gep0 = getelementptr float, float addrspace(1)* %aptr, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 %outgep = getelementptr float, float addrspace(1)* %out, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 %a = load float, float addrspace(1)* %gep0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 %max = call float @llvm.maxnum.f32(float %a, float 2.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 %med = call float @llvm.minnum.f32(float %max, float 4.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 store float %med, float addrspace(1)* %outgep
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 ; GCN-LABEL: {{^}}v_test_fmed3_r_i_i_commute0_f32:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 ; NOSNAN: v_med3_f32 v{{[0-9]+}}, v{{[0-9]+}}, 2.0, 4.0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 ; SNAN: v_max_f32_e32 v{{[0-9]+}}, 2.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 ; SNAN: v_min_f32_e32 v{{[0-9]+}}, 4.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 define void @v_test_fmed3_r_i_i_commute0_f32(float addrspace(1)* %out, float addrspace(1)* %aptr) #1 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34 %tid = call i32 @llvm.amdgcn.workitem.id.x()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 %gep0 = getelementptr float, float addrspace(1)* %aptr, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36 %outgep = getelementptr float, float addrspace(1)* %out, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 %a = load float, float addrspace(1)* %gep0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 %max = call float @llvm.maxnum.f32(float 2.0, float %a)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 %med = call float @llvm.minnum.f32(float 4.0, float %max)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42 store float %med, float addrspace(1)* %outgep
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 ; GCN-LABEL: {{^}}v_test_fmed3_r_i_i_commute1_f32:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 ; NOSNAN: v_med3_f32 v{{[0-9]+}}, v{{[0-9]+}}, 2.0, 4.0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 ; SNAN: v_max_f32_e32 v{{[0-9]+}}, 2.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50 ; SNAN: v_min_f32_e32 v{{[0-9]+}}, 4.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51 define void @v_test_fmed3_r_i_i_commute1_f32(float addrspace(1)* %out, float addrspace(1)* %aptr) #1 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 %tid = call i32 @llvm.amdgcn.workitem.id.x()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53 %gep0 = getelementptr float, float addrspace(1)* %aptr, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54 %outgep = getelementptr float, float addrspace(1)* %out, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 %a = load float, float addrspace(1)* %gep0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57 %max = call float @llvm.maxnum.f32(float %a, float 2.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58 %med = call float @llvm.minnum.f32(float 4.0, float %max)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
59
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60 store float %med, float addrspace(1)* %outgep
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
62 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64 ; GCN-LABEL: {{^}}v_test_fmed3_r_i_i_constant_order_f32:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65 ; GCN: v_max_f32_e32 v{{[0-9]+}}, 4.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 ; GCN: v_min_f32_e32 v{{[0-9]+}}, 2.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67 define void @v_test_fmed3_r_i_i_constant_order_f32(float addrspace(1)* %out, float addrspace(1)* %aptr) #1 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
68 %tid = call i32 @llvm.amdgcn.workitem.id.x()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69 %gep0 = getelementptr float, float addrspace(1)* %aptr, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
70 %outgep = getelementptr float, float addrspace(1)* %out, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
71 %a = load float, float addrspace(1)* %gep0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
72
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
73 %max = call float @llvm.maxnum.f32(float %a, float 4.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
74 %med = call float @llvm.minnum.f32(float %max, float 2.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
75
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
76 store float %med, float addrspace(1)* %outgep
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
77 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
78 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
79
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
80
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
81 ; GCN-LABEL: {{^}}v_test_fmed3_r_i_i_multi_use_f32:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
82 ; GCN: v_max_f32_e32 v{{[0-9]+}}, 2.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
83 ; GCN: v_min_f32_e32 v{{[0-9]+}}, 4.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
84 define void @v_test_fmed3_r_i_i_multi_use_f32(float addrspace(1)* %out, float addrspace(1)* %aptr) #1 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
85 %tid = call i32 @llvm.amdgcn.workitem.id.x()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
86 %gep0 = getelementptr float, float addrspace(1)* %aptr, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
87 %outgep = getelementptr float, float addrspace(1)* %out, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
88 %a = load float, float addrspace(1)* %gep0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
89
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
90 %max = call float @llvm.maxnum.f32(float %a, float 2.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
91 %med = call float @llvm.minnum.f32(float %max, float 4.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
92
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
93 store volatile float %med, float addrspace(1)* %outgep
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
94 store volatile float %max, float addrspace(1)* %outgep
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
95 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
96 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
97
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
98 ; GCN-LABEL: {{^}}v_test_fmed3_r_i_i_f64:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
99 ; GCN: v_max_f64 {{v\[[0-9]+:[0-9]+\]}}, {{v\[[0-9]+:[0-9]+\]}}, 2.0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
100 ; GCN: v_min_f64 {{v\[[0-9]+:[0-9]+\]}}, {{v\[[0-9]+:[0-9]+\]}}, 4.0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
101 define void @v_test_fmed3_r_i_i_f64(double addrspace(1)* %out, double addrspace(1)* %aptr) #1 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
102 %tid = call i32 @llvm.amdgcn.workitem.id.x()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
103 %gep0 = getelementptr double, double addrspace(1)* %aptr, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
104 %outgep = getelementptr double, double addrspace(1)* %out, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
105 %a = load double, double addrspace(1)* %gep0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
106
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
107 %max = call double @llvm.maxnum.f64(double %a, double 2.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
108 %med = call double @llvm.minnum.f64(double %max, double 4.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
109
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
110 store double %med, double addrspace(1)* %outgep
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
111 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
112 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
113
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
114 ; GCN-LABEL: {{^}}v_test_fmed3_r_i_i_no_nans_f32:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
115 ; GCN: v_med3_f32 v{{[0-9]+}}, v{{[0-9]+}}, 2.0, 4.0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
116 define void @v_test_fmed3_r_i_i_no_nans_f32(float addrspace(1)* %out, float addrspace(1)* %aptr) #2 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
117 %tid = call i32 @llvm.amdgcn.workitem.id.x()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
118 %gep0 = getelementptr float, float addrspace(1)* %aptr, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
119 %outgep = getelementptr float, float addrspace(1)* %out, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
120 %a = load float, float addrspace(1)* %gep0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
121
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
122 %max = call float @llvm.maxnum.f32(float %a, float 2.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
123 %med = call float @llvm.minnum.f32(float %max, float 4.0)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
124
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
125 store float %med, float addrspace(1)* %outgep
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
126 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
127 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
128
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
129 ; GCN-LABEL: {{^}}v_test_legacy_fmed3_r_i_i_f32:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
130 ; NOSNAN: v_med3_f32 v{{[0-9]+}}, v{{[0-9]+}}, 2.0, 4.0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
131
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
132 ; SNAN: v_max_f32_e32 v{{[0-9]+}}, 2.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
133 ; SNAN: v_min_f32_e32 v{{[0-9]+}}, 4.0, v{{[0-9]+}}
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
134 define void @v_test_legacy_fmed3_r_i_i_f32(float addrspace(1)* %out, float addrspace(1)* %aptr) #1 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
135 %tid = call i32 @llvm.amdgcn.workitem.id.x()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
136 %gep0 = getelementptr float, float addrspace(1)* %aptr, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
137 %outgep = getelementptr float, float addrspace(1)* %out, i32 %tid
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
138 %a = load float, float addrspace(1)* %gep0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
139
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
140 ; fmax_legacy
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
141 %cmp0 = fcmp ule float %a, 2.0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
142 %max = select i1 %cmp0, float 2.0, float %a
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
143
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
144 ; fmin_legacy
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
145 %cmp1 = fcmp uge float %max, 4.0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
146 %med = select i1 %cmp1, float 4.0, float %max
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
147
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
148 store float %med, float addrspace(1)* %outgep
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
149 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
150 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
151
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
152 attributes #0 = { nounwind readnone }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
153 attributes #1 = { nounwind "unsafe-fp-math"="false" "no-nans-fp-math"="false" }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
154 attributes #2 = { nounwind "unsafe-fp-math"="false" "no-nans-fp-math"="true" }