annotate test/CodeGen/SPARC/vector-call.ll @ 120:1172e4bd9c6f

update 4.0.0
author mir3636
date Fri, 25 Nov 2016 19:14:25 +0900
parents
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc < %s -march=sparc | FileCheck %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 ; Verify that we correctly handle vector types that appear directly
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 ; during call lowering. These may cause issue as v2i32 is a legal type
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; for the implementation of LDD
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; CHECK-LABEL: fun16v:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; CHECK: foo1_16v
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; CHECK: foo2_16v
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 define <2 x i16> @fun16v() #0 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 %1 = tail call <2 x i16> @foo1_16v()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 %2 = tail call <2 x i16> @foo2_16v()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 %3 = and <2 x i16> %2, %1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 ret <2 x i16> %3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 declare <2 x i16> @foo1_16v() #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 declare <2 x i16> @foo2_16v() #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 ; CHECK-LABEL: fun32v:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 ; CHECK: foo1_32v
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23 ; CHECK: foo2_32v
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 define <2 x i32> @fun32v() #0 {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26 %1 = tail call <2 x i32> @foo1_32v()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 %2 = tail call <2 x i32> @foo2_32v()
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 %3 = and <2 x i32> %2, %1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29 ret <2 x i32> %3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32 declare <2 x i32> @foo1_32v() #0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 declare <2 x i32> @foo2_32v() #0