annotate test/CodeGen/X86/uint64-to-float.ll @ 120:1172e4bd9c6f

update 4.0.0
author mir3636
date Fri, 25 Nov 2016 19:14:25 +0900
parents afa8332a0e37
children 803732b1fca8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
1 ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
2 ; RUN: llc < %s -mtriple=i686-apple-unknown -mattr=+sse2 | FileCheck %s --check-prefix=X86
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
3 ; RUN: llc < %s -mtriple=x86_64-apple-unknown -mattr=+sse2 | FileCheck %s --check-prefix=X64
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
4
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
5 ; Verify that we are using the efficient uitofp --> sitofp lowering illustrated
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
6 ; by the compiler_rt implementation of __floatundisf.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
7 ; <rdar://problem/8493982>
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
8
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
9 define float @test(i64 %a) nounwind {
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
10 ; X86-LABEL: test:
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
11 ; X86: # BB#0: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
12 ; X86-NEXT: pushl %ebp
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
13 ; X86-NEXT: movl %esp, %ebp
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
14 ; X86-NEXT: andl $-8, %esp
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
15 ; X86-NEXT: subl $16, %esp
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
16 ; X86-NEXT: movq {{.*#+}} xmm0 = mem[0],zero
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
17 ; X86-NEXT: movq %xmm0, {{[0-9]+}}(%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
18 ; X86-NEXT: xorl %eax, %eax
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
19 ; X86-NEXT: cmpl $0, 12(%ebp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
20 ; X86-NEXT: setns %al
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
21 ; X86-NEXT: fildll {{[0-9]+}}(%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
22 ; X86-NEXT: fadds {{\.LCPI.*}}(,%eax,4)
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
23 ; X86-NEXT: fstps {{[0-9]+}}(%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
24 ; X86-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
25 ; X86-NEXT: movss %xmm0, (%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
26 ; X86-NEXT: flds (%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
27 ; X86-NEXT: movl %ebp, %esp
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
28 ; X86-NEXT: popl %ebp
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
29 ; X86-NEXT: retl
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
30 ;
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
31 ; X64-LABEL: test:
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
32 ; X64: # BB#0: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
33 ; X64-NEXT: testq %rdi, %rdi
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
34 ; X64-NEXT: js .LBB0_1
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
35 ; X64-NEXT: # BB#2: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
36 ; X64-NEXT: cvtsi2ssq %rdi, %xmm0
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
37 ; X64-NEXT: retq
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
38 ; X64-NEXT: .LBB0_1:
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
39 ; X64-NEXT: movq %rdi, %rax
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
40 ; X64-NEXT: shrq %rax
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
41 ; X64-NEXT: andl $1, %edi
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
42 ; X64-NEXT: orq %rax, %rdi
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
43 ; X64-NEXT: cvtsi2ssq %rdi, %xmm0
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
44 ; X64-NEXT: addss %xmm0, %xmm0
1172e4bd9c6f update 4.0.0
mir3636
parents: 95
diff changeset
45 ; X64-NEXT: retq
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
46 entry:
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
47 %b = uitofp i64 %a to float
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
48 ret float %b
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
49 }