150
|
1 ; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
|
|
2 ; RUN: llc -march=amdgcn -mcpu=fiji -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
|
|
3
|
|
4 declare i32 @llvm.amdgcn.sad.hi.u8(i32, i32, i32) #0
|
|
5
|
|
6 ; GCN-LABEL: {{^}}v_sad_hi_u8:
|
|
7 ; GCN: v_sad_hi_u8 v{{[0-9]+}}, v{{[0-9]+}}, s{{[0-9]+}}, s{{[0-9]+}}
|
|
8 define amdgpu_kernel void @v_sad_hi_u8(i32 addrspace(1)* %out, i32 %src) {
|
|
9 %result= call i32 @llvm.amdgcn.sad.hi.u8(i32 %src, i32 100, i32 100) #0
|
|
10 store i32 %result, i32 addrspace(1)* %out, align 4
|
|
11 ret void
|
|
12 }
|
|
13
|
|
14 ; GCN-LABEL: {{^}}v_sad_hi_u8_non_immediate:
|
|
15 ; GCN: v_sad_hi_u8 v{{[0-9]+}}, s{{[0-9]+}}, v{{[0-9]+}}, v{{[0-9]+}}
|
|
16 define amdgpu_kernel void @v_sad_hi_u8_non_immediate(i32 addrspace(1)* %out, i32 %src, i32 %a, i32 %b) {
|
|
17 %result= call i32 @llvm.amdgcn.sad.hi.u8(i32 %src, i32 %a, i32 %b) #0
|
|
18 store i32 %result, i32 addrspace(1)* %out, align 4
|
|
19 ret void
|
|
20 }
|
|
21
|
|
22 attributes #0 = { nounwind readnone }
|