Mercurial > hg > CbC > CbC_llvm

annotate llvm/test/CodeGen/AMDGPU/rewrite-out-arguments-address-space.ll @ 150:1d019706d866

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
LLVM10
author anatofuz
date Thu, 13 Feb 2020 15:10:13 +0900
parents
children 2e18cbf3894f
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 ; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -amdgpu-any-address-space-out-arguments -amdgpu-rewrite-out-arguments < %s | FileCheck %s
anatofuz
parents:
diff changeset
2
anatofuz
parents:
diff changeset
3 ; CHECK: %void_one_out_non_private_arg_i32_1_use = type { i32 }
anatofuz
parents:
diff changeset
4 ; CHECK: %bitcast_pointer_as1 = type { <3 x i32> }
anatofuz
parents:
diff changeset
5
anatofuz
parents:
diff changeset
6 ; CHECK-LABEL: define private %void_one_out_non_private_arg_i32_1_use @void_one_out_non_private_arg_i32_1_use.body(i32 addrspace(1)* %val) #0 {
anatofuz
parents:
diff changeset
7 ; CHECK-NEXT: ret %void_one_out_non_private_arg_i32_1_use zeroinitializer
anatofuz
parents:
diff changeset
8
anatofuz
parents:
diff changeset
9 ; CHECK-LABEL: define void @void_one_out_non_private_arg_i32_1_use(i32 addrspace(1)* %0) #1 {
anatofuz
parents:
diff changeset
10 ; CHECK-NEXT: %2 = call %void_one_out_non_private_arg_i32_1_use @void_one_out_non_private_arg_i32_1_use.body(i32 addrspace(1)* undef)
anatofuz
parents:
diff changeset
11 ; CHECK-NEXT: %3 = extractvalue %void_one_out_non_private_arg_i32_1_use %2, 0
anatofuz
parents:
diff changeset
12 ; CHECK-NEXT: store i32 %3, i32 addrspace(1)* %0, align 4
anatofuz
parents:
diff changeset
13 ; CHECK-NEXT: ret void
anatofuz
parents:
diff changeset
14 define void @void_one_out_non_private_arg_i32_1_use(i32 addrspace(1)* %val) #0 {
anatofuz
parents:
diff changeset
15 store i32 0, i32 addrspace(1)* %val
anatofuz
parents:
diff changeset
16 ret void
anatofuz
parents:
diff changeset
17 }
anatofuz
parents:
diff changeset
18
anatofuz
parents:
diff changeset
19 ; CHECK-LABEL: define private %bitcast_pointer_as1 @bitcast_pointer_as1.body(<3 x i32> addrspace(1)* %out) #0 {
anatofuz
parents:
diff changeset
20 ; CHECK-NEXT: %load = load volatile <4 x i32>, <4 x i32> addrspace(1)* undef
anatofuz
parents:
diff changeset
21 ; CHECK-NEXT: %bitcast = bitcast <3 x i32> addrspace(1)* %out to <4 x i32> addrspace(1)*
anatofuz
parents:
diff changeset
22 ; CHECK-NEXT: %1 = shufflevector <4 x i32> %load, <4 x i32> undef, <3 x i32> <i32 0, i32 1, i32 2>
anatofuz
parents:
diff changeset
23 ; CHECK-NEXT: %2 = insertvalue %bitcast_pointer_as1 undef, <3 x i32> %1, 0
anatofuz
parents:
diff changeset
24 ; CHECK-NEXT: ret %bitcast_pointer_as1 %2
anatofuz
parents:
diff changeset
25
anatofuz
parents:
diff changeset
26 ; CHECK-LABEL: define void @bitcast_pointer_as1(<3 x i32> addrspace(1)* %0) #1 {
anatofuz
parents:
diff changeset
27 ; CHECK-NEXT: %2 = call %bitcast_pointer_as1 @bitcast_pointer_as1.body(<3 x i32> addrspace(1)* undef)
anatofuz
parents:
diff changeset
28 define void @bitcast_pointer_as1(<3 x i32> addrspace(1)* %out) #0 {
anatofuz
parents:
diff changeset
29 %load = load volatile <4 x i32>, <4 x i32> addrspace(1)* undef
anatofuz
parents:
diff changeset
30 %bitcast = bitcast <3 x i32> addrspace(1)* %out to <4 x i32> addrspace(1)*
anatofuz
parents:
diff changeset
31 store <4 x i32> %load, <4 x i32> addrspace(1)* %bitcast
anatofuz
parents:
diff changeset
32 ret void
anatofuz
parents:
diff changeset
33 }
anatofuz
parents:
diff changeset
34
anatofuz
parents:
diff changeset
35 ; CHECK: attributes #0 = { nounwind }
anatofuz
parents:
diff changeset
36 ; CHECK: attributes #1 = { alwaysinline nounwind }
anatofuz
parents:
diff changeset
37 attributes #0 = { nounwind }