annotate llvm/docs/AMDGPU/gfx940_fx_operand.rst @ 252:1f2b6ac9f198 llvm-original

LLVM16-1
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Fri, 18 Aug 2023 09:04:13 +0900
parents c4bab56944e8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
236
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
1 ..
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
2 **************************************************
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
3 * *
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
4 * Automatically generated file, do not edit! *
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
5 * *
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
6 **************************************************
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
7
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
8 .. _amdgpu_synid_gfx940_fx_operand:
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
9
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
10 FX Operand
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
11 ==========
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
12
252
1f2b6ac9f198 LLVM16-1
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 236
diff changeset
13 This is a *f32* or *f16* operand depending on instruction modifiers:
236
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
14
c4bab56944e8 LLVM 16
kono
parents:
diff changeset
15 * Operand size is controlled by :ref:`m_op_sel_hi<amdgpu_synid_mad_mix_op_sel_hi>`.
252
1f2b6ac9f198 LLVM16-1
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 236
diff changeset
16 * Location of the 16-bit operand is controlled by :ref:`m_op_sel<amdgpu_synid_mad_mix_op_sel>`.