annotate llvm/test/CodeGen/AMDGPU/global-variable-relocs.ll @ 207:2e18cbf3894f

LLVM12
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Tue, 08 Jun 2021 06:07:14 +0900
parents 1d019706d866
children c4bab56944e8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 ; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=fiji < %s | FileCheck %s
anatofuz
parents:
diff changeset
2
anatofuz
parents:
diff changeset
3 @private = private addrspace(1) global [256 x i32] zeroinitializer
anatofuz
parents:
diff changeset
4 @internal = internal addrspace(1) global [256 x i32] zeroinitializer
anatofuz
parents:
diff changeset
5 @available_externally = available_externally addrspace(1) global [256 x i32] zeroinitializer
anatofuz
parents:
diff changeset
6 @linkonce = linkonce addrspace(1) global [256 x i32] zeroinitializer
anatofuz
parents:
diff changeset
7 @weak= weak addrspace(1) global [256 x i32] zeroinitializer
anatofuz
parents:
diff changeset
8 @common = common addrspace(1) global [256 x i32] zeroinitializer
anatofuz
parents:
diff changeset
9 @extern_weak = extern_weak addrspace(1) global [256 x i32]
anatofuz
parents:
diff changeset
10 @linkonce_odr = linkonce_odr addrspace(1) global [256 x i32] zeroinitializer
anatofuz
parents:
diff changeset
11 @weak_odr = weak_odr addrspace(1) global [256 x i32] zeroinitializer
anatofuz
parents:
diff changeset
12 @external = external addrspace(1) global [256 x i32]
anatofuz
parents:
diff changeset
13 @external_w_init = addrspace(1) global [256 x i32] zeroinitializer
anatofuz
parents:
diff changeset
14
anatofuz
parents:
diff changeset
15 ; CHECK-LABEL: private_test:
anatofuz
parents:
diff changeset
16 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
17 ; CHECK: s_add_u32 s[[ADDR_LO:[0-9]+]], s[[PC_LO]], private@rel32@lo+8
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
18 ; CHECK: s_addc_u32 s[[ADDR_HI:[0-9]+]], s[[PC_HI]], private@rel32@hi+16
150
anatofuz
parents:
diff changeset
19 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[ADDR_LO]]
anatofuz
parents:
diff changeset
20 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[ADDR_HI]]
anatofuz
parents:
diff changeset
21 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
22 define amdgpu_kernel void @private_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
23 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @private, i32 0, i32 1
anatofuz
parents:
diff changeset
24 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
25 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
26 ret void
anatofuz
parents:
diff changeset
27 }
anatofuz
parents:
diff changeset
28
anatofuz
parents:
diff changeset
29 ; CHECK-LABEL: internal_test:
anatofuz
parents:
diff changeset
30 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
31 ; CHECK: s_add_u32 s[[ADDR_LO:[0-9]+]], s[[PC_LO]], internal@rel32@lo+8
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
32 ; CHECK: s_addc_u32 s[[ADDR_HI:[0-9]+]], s[[PC_HI]], internal@rel32@hi+16
150
anatofuz
parents:
diff changeset
33 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[ADDR_LO]]
anatofuz
parents:
diff changeset
34 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[ADDR_HI]]
anatofuz
parents:
diff changeset
35 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
36 define amdgpu_kernel void @internal_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
37 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @internal, i32 0, i32 1
anatofuz
parents:
diff changeset
38 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
39 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
40 ret void
anatofuz
parents:
diff changeset
41 }
anatofuz
parents:
diff changeset
42
anatofuz
parents:
diff changeset
43 ; CHECK-LABEL: available_externally_test:
anatofuz
parents:
diff changeset
44 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
45 ; CHECK: s_add_u32 s[[GOTADDR_LO:[0-9]+]], s[[PC_LO]], available_externally@gotpcrel32@lo+4
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
46 ; CHECK: s_addc_u32 s[[GOTADDR_HI:[0-9]+]], s[[PC_HI]], available_externally@gotpcrel32@hi+12
150
anatofuz
parents:
diff changeset
47 ; CHECK: s_load_dwordx2 s{{\[}}[[ADDR_LO:[0-9]+]]:[[ADDR_HI:[0-9]+]]{{\]}}, s{{\[}}[[GOTADDR_LO]]:[[GOTADDR_HI]]{{\]}}, 0x0
anatofuz
parents:
diff changeset
48 ; CHECK: s_add_u32 s[[GEP_LO:[0-9]+]], s[[ADDR_LO]], 4
anatofuz
parents:
diff changeset
49 ; CHECK: s_addc_u32 s[[GEP_HI:[0-9]+]], s[[ADDR_HI]], 0
anatofuz
parents:
diff changeset
50 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[GEP_LO]]
anatofuz
parents:
diff changeset
51 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[GEP_HI]]
anatofuz
parents:
diff changeset
52 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
53 define amdgpu_kernel void @available_externally_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
54 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @available_externally, i32 0, i32 1
anatofuz
parents:
diff changeset
55 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
56 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
57 ret void
anatofuz
parents:
diff changeset
58 }
anatofuz
parents:
diff changeset
59
anatofuz
parents:
diff changeset
60 ; CHECK-LABEL: linkonce_test:
anatofuz
parents:
diff changeset
61 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
62 ; CHECK: s_add_u32 s[[GOTADDR_LO:[0-9]+]], s[[PC_LO]], linkonce@gotpcrel32@lo+4
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
63 ; CHECK: s_addc_u32 s[[GOTADDR_HI:[0-9]+]], s[[PC_HI]], linkonce@gotpcrel32@hi+12
150
anatofuz
parents:
diff changeset
64 ; CHECK: s_load_dwordx2 s{{\[}}[[ADDR_LO:[0-9]+]]:[[ADDR_HI:[0-9]+]]{{\]}}, s{{\[}}[[GOTADDR_LO]]:[[GOTADDR_HI]]{{\]}}, 0x0
anatofuz
parents:
diff changeset
65 ; CHECK: s_add_u32 s[[GEP_LO:[0-9]+]], s[[ADDR_LO]], 4
anatofuz
parents:
diff changeset
66 ; CHECK: s_addc_u32 s[[GEP_HI:[0-9]+]], s[[ADDR_HI]], 0
anatofuz
parents:
diff changeset
67 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[GEP_LO]]
anatofuz
parents:
diff changeset
68 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[GEP_HI]]
anatofuz
parents:
diff changeset
69 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
70 define amdgpu_kernel void @linkonce_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
71 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @linkonce, i32 0, i32 1
anatofuz
parents:
diff changeset
72 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
73 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
74 ret void
anatofuz
parents:
diff changeset
75 }
anatofuz
parents:
diff changeset
76
anatofuz
parents:
diff changeset
77 ; CHECK-LABEL: weak_test:
anatofuz
parents:
diff changeset
78 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
79 ; CHECK: s_add_u32 s[[GOTADDR_LO:[0-9]+]], s[[PC_LO]], weak@gotpcrel32@lo+4
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
80 ; CHECK: s_addc_u32 s[[GOTADDR_HI:[0-9]+]], s[[PC_HI]], weak@gotpcrel32@hi+12
150
anatofuz
parents:
diff changeset
81 ; CHECK: s_load_dwordx2 s{{\[}}[[ADDR_LO:[0-9]+]]:[[ADDR_HI:[0-9]+]]{{\]}}, s{{\[}}[[GOTADDR_LO]]:[[GOTADDR_HI]]{{\]}}, 0x0
anatofuz
parents:
diff changeset
82 ; CHECK: s_add_u32 s[[GEP_LO:[0-9]+]], s[[ADDR_LO]], 4
anatofuz
parents:
diff changeset
83 ; CHECK: s_addc_u32 s[[GEP_HI:[0-9]+]], s[[ADDR_HI]], 0
anatofuz
parents:
diff changeset
84 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[GEP_LO]]
anatofuz
parents:
diff changeset
85 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[GEP_HI]]
anatofuz
parents:
diff changeset
86 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
87 define amdgpu_kernel void @weak_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
88 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @weak, i32 0, i32 1
anatofuz
parents:
diff changeset
89 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
90 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
91 ret void
anatofuz
parents:
diff changeset
92 }
anatofuz
parents:
diff changeset
93
anatofuz
parents:
diff changeset
94 ; CHECK-LABEL: common_test:
anatofuz
parents:
diff changeset
95 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
96 ; CHECK: s_add_u32 s[[GOTADDR_LO:[0-9]+]], s[[PC_LO]], common@gotpcrel32@lo+4
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
97 ; CHECK: s_addc_u32 s[[GOTADDR_HI:[0-9]+]], s[[PC_HI]], common@gotpcrel32@hi+12
150
anatofuz
parents:
diff changeset
98 ; CHECK: s_load_dwordx2 s{{\[}}[[ADDR_LO:[0-9]+]]:[[ADDR_HI:[0-9]+]]{{\]}}, s{{\[}}[[GOTADDR_LO]]:[[GOTADDR_HI]]{{\]}}, 0x0
anatofuz
parents:
diff changeset
99 ; CHECK: s_add_u32 s[[GEP_LO:[0-9]+]], s[[ADDR_LO]], 4
anatofuz
parents:
diff changeset
100 ; CHECK: s_addc_u32 s[[GEP_HI:[0-9]+]], s[[ADDR_HI]], 0
anatofuz
parents:
diff changeset
101 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[GEP_LO]]
anatofuz
parents:
diff changeset
102 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[GEP_HI]]
anatofuz
parents:
diff changeset
103 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
104 define amdgpu_kernel void @common_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
105 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @common, i32 0, i32 1
anatofuz
parents:
diff changeset
106 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
107 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
108 ret void
anatofuz
parents:
diff changeset
109 }
anatofuz
parents:
diff changeset
110
anatofuz
parents:
diff changeset
111 ; CHECK-LABEL: extern_weak_test:
anatofuz
parents:
diff changeset
112 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
113 ; CHECK: s_add_u32 s[[GOTADDR_LO:[0-9]+]], s[[PC_LO]], extern_weak@gotpcrel32@lo+4
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
114 ; CHECK: s_addc_u32 s[[GOTADDR_HI:[0-9]+]], s[[PC_HI]], extern_weak@gotpcrel32@hi+12
150
anatofuz
parents:
diff changeset
115 ; CHECK: s_load_dwordx2 s{{\[}}[[ADDR_LO:[0-9]+]]:[[ADDR_HI:[0-9]+]]{{\]}}, s{{\[}}[[GOTADDR_LO]]:[[GOTADDR_HI]]{{\]}}, 0x0
anatofuz
parents:
diff changeset
116 ; CHECK: s_add_u32 s[[GEP_LO:[0-9]+]], s[[ADDR_LO]], 4
anatofuz
parents:
diff changeset
117 ; CHECK: s_addc_u32 s[[GEP_HI:[0-9]+]], s[[ADDR_HI]], 0
anatofuz
parents:
diff changeset
118 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[GEP_LO]]
anatofuz
parents:
diff changeset
119 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[GEP_HI]]
anatofuz
parents:
diff changeset
120 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
121 define amdgpu_kernel void @extern_weak_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
122 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @extern_weak, i32 0, i32 1
anatofuz
parents:
diff changeset
123 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
124 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
125 ret void
anatofuz
parents:
diff changeset
126 }
anatofuz
parents:
diff changeset
127
anatofuz
parents:
diff changeset
128 ; CHECK-LABEL: linkonce_odr_test:
anatofuz
parents:
diff changeset
129 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
130 ; CHECK: s_add_u32 s[[GOTADDR_LO:[0-9]+]], s[[PC_LO]], linkonce_odr@gotpcrel32@lo+4
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
131 ; CHECK: s_addc_u32 s[[GOTADDR_HI:[0-9]+]], s[[PC_HI]], linkonce_odr@gotpcrel32@hi+12
150
anatofuz
parents:
diff changeset
132 ; CHECK: s_load_dwordx2 s{{\[}}[[ADDR_LO:[0-9]+]]:[[ADDR_HI:[0-9]+]]{{\]}}, s{{\[}}[[GOTADDR_LO]]:[[GOTADDR_HI]]{{\]}}, 0x0
anatofuz
parents:
diff changeset
133 ; CHECK: s_add_u32 s[[GEP_LO:[0-9]+]], s[[ADDR_LO]], 4
anatofuz
parents:
diff changeset
134 ; CHECK: s_addc_u32 s[[GEP_HI:[0-9]+]], s[[ADDR_HI]], 0
anatofuz
parents:
diff changeset
135 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[GEP_LO]]
anatofuz
parents:
diff changeset
136 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[GEP_HI]]
anatofuz
parents:
diff changeset
137 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
138 define amdgpu_kernel void @linkonce_odr_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
139 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @linkonce_odr, i32 0, i32 1
anatofuz
parents:
diff changeset
140 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
141 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
142 ret void
anatofuz
parents:
diff changeset
143 }
anatofuz
parents:
diff changeset
144
anatofuz
parents:
diff changeset
145 ; CHECK-LABEL: weak_odr_test:
anatofuz
parents:
diff changeset
146 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
147 ; CHECK: s_add_u32 s[[GOTADDR_LO:[0-9]+]], s[[PC_LO]], weak_odr@gotpcrel32@lo+4
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
148 ; CHECK: s_addc_u32 s[[GOTADDR_HI:[0-9]+]], s[[PC_HI]], weak_odr@gotpcrel32@hi+12
150
anatofuz
parents:
diff changeset
149 ; CHECK: s_load_dwordx2 s{{\[}}[[ADDR_LO:[0-9]+]]:[[ADDR_HI:[0-9]+]]{{\]}}, s{{\[}}[[GOTADDR_LO]]:[[GOTADDR_HI]]{{\]}}, 0x0
anatofuz
parents:
diff changeset
150 ; CHECK: s_add_u32 s[[GEP_LO:[0-9]+]], s[[ADDR_LO]], 4
anatofuz
parents:
diff changeset
151 ; CHECK: s_addc_u32 s[[GEP_HI:[0-9]+]], s[[ADDR_HI]], 0
anatofuz
parents:
diff changeset
152 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[GEP_LO]]
anatofuz
parents:
diff changeset
153 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[GEP_HI]]
anatofuz
parents:
diff changeset
154 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
155 define amdgpu_kernel void @weak_odr_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
156 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @weak_odr, i32 0, i32 1
anatofuz
parents:
diff changeset
157 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
158 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
159 ret void
anatofuz
parents:
diff changeset
160 }
anatofuz
parents:
diff changeset
161
anatofuz
parents:
diff changeset
162 ; CHECK-LABEL: external_test:
anatofuz
parents:
diff changeset
163 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
164 ; CHECK: s_add_u32 s[[GOTADDR_LO:[0-9]+]], s[[PC_LO]], external@gotpcrel32@lo+4
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
165 ; CHECK: s_addc_u32 s[[GOTADDR_HI:[0-9]+]], s[[PC_HI]], external@gotpcrel32@hi+12
150
anatofuz
parents:
diff changeset
166 ; CHECK: s_load_dwordx2 s{{\[}}[[ADDR_LO:[0-9]+]]:[[ADDR_HI:[0-9]+]]{{\]}}, s{{\[}}[[GOTADDR_LO]]:[[GOTADDR_HI]]{{\]}}, 0x0
anatofuz
parents:
diff changeset
167 ; CHECK: s_add_u32 s[[GEP_LO:[0-9]+]], s[[ADDR_LO]], 4
anatofuz
parents:
diff changeset
168 ; CHECK: s_addc_u32 s[[GEP_HI:[0-9]+]], s[[ADDR_HI]], 0
anatofuz
parents:
diff changeset
169 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[GEP_LO]]
anatofuz
parents:
diff changeset
170 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[GEP_HI]]
anatofuz
parents:
diff changeset
171 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
172 define amdgpu_kernel void @external_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
173 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @external, i32 0, i32 1
anatofuz
parents:
diff changeset
174 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
175 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
176 ret void
anatofuz
parents:
diff changeset
177 }
anatofuz
parents:
diff changeset
178
anatofuz
parents:
diff changeset
179 ; CHECK-LABEL: external_w_init_test:
anatofuz
parents:
diff changeset
180 ; CHECK: s_getpc_b64 s{{\[}}[[PC_LO:[0-9]+]]:[[PC_HI:[0-9]+]]{{\]}}
anatofuz
parents:
diff changeset
181 ; CHECK: s_add_u32 s[[GOTADDR_LO:[0-9]+]], s[[PC_LO]], external_w_init@gotpcrel32@lo+4
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
182 ; CHECK: s_addc_u32 s[[GOTADDR_HI:[0-9]+]], s[[PC_HI]], external_w_init@gotpcrel32@hi+12
150
anatofuz
parents:
diff changeset
183 ; CHECK: s_load_dwordx2 s{{\[}}[[ADDR_LO:[0-9]+]]:[[ADDR_HI:[0-9]+]]{{\]}}, s{{\[}}[[GOTADDR_LO]]:[[GOTADDR_HI]]{{\]}}, 0x0
anatofuz
parents:
diff changeset
184 ; CHECK: s_add_u32 s[[GEP_LO:[0-9]+]], s[[ADDR_LO]], 4
anatofuz
parents:
diff changeset
185 ; CHECK: s_addc_u32 s[[GEP_HI:[0-9]+]], s[[ADDR_HI]], 0
anatofuz
parents:
diff changeset
186 ; CHECK-DAG: v_mov_b32_e32 v[[V_LO:[0-9]+]], s[[GEP_LO]]
anatofuz
parents:
diff changeset
187 ; CHECK-DAG: v_mov_b32_e32 v[[V_HI:[0-9]+]], s[[GEP_HI]]
anatofuz
parents:
diff changeset
188 ; CHECK: flat_load_dword v{{[0-9]+}}, v{{\[}}[[V_LO]]:[[V_HI]]{{\]}}
anatofuz
parents:
diff changeset
189 define amdgpu_kernel void @external_w_init_test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
190 %ptr = getelementptr [256 x i32], [256 x i32] addrspace(1)* @external_w_init, i32 0, i32 1
anatofuz
parents:
diff changeset
191 %val = load i32, i32 addrspace(1)* %ptr
anatofuz
parents:
diff changeset
192 store i32 %val, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
193 ret void
anatofuz
parents:
diff changeset
194 }
anatofuz
parents:
diff changeset
195
anatofuz
parents:
diff changeset
196 ; CHECK: .local private
anatofuz
parents:
diff changeset
197 ; CHECK: .local internal
anatofuz
parents:
diff changeset
198 ; CHECK: .weak linkonce
anatofuz
parents:
diff changeset
199 ; CHECK: .weak weak
anatofuz
parents:
diff changeset
200 ; CHECK: .weak linkonce_odr
anatofuz
parents:
diff changeset
201 ; CHECK: .weak weak_odr
anatofuz
parents:
diff changeset
202 ; CHECK-NOT: external{{$}}
anatofuz
parents:
diff changeset
203 ; CHECK: .globl external_w_init