annotate llvm/test/CodeGen/AMDGPU/llvm.amdgcn.queue.ptr.ll @ 207:2e18cbf3894f

LLVM12
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Tue, 08 Jun 2021 06:07:14 +0900
parents 1d019706d866
children 1f2b6ac9f198
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
207
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 150
diff changeset
1 ; RUN: llc -mtriple=amdgcn--amdhsa -mcpu=kaveri --amdhsa-code-object-version=2 -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
150
anatofuz
parents:
diff changeset
2 ; RUN: not llc -mtriple=amdgcn-unknown-unknown -mcpu=kaveri -verify-machineinstrs < %s 2>&1 | FileCheck -check-prefix=ERROR %s
anatofuz
parents:
diff changeset
3
anatofuz
parents:
diff changeset
4 ; ERROR: in function test{{.*}}: unsupported hsa intrinsic without hsa target
anatofuz
parents:
diff changeset
5
anatofuz
parents:
diff changeset
6 ; GCN-LABEL: {{^}}test:
anatofuz
parents:
diff changeset
7 ; GCN: enable_sgpr_queue_ptr = 1
anatofuz
parents:
diff changeset
8 ; GCN: s_load_dword s{{[0-9]+}}, s[4:5], 0x0
anatofuz
parents:
diff changeset
9 define amdgpu_kernel void @test(i32 addrspace(1)* %out) {
anatofuz
parents:
diff changeset
10 %queue_ptr = call noalias i8 addrspace(4)* @llvm.amdgcn.queue.ptr() #0
anatofuz
parents:
diff changeset
11 %header_ptr = bitcast i8 addrspace(4)* %queue_ptr to i32 addrspace(4)*
anatofuz
parents:
diff changeset
12 %value = load i32, i32 addrspace(4)* %header_ptr
anatofuz
parents:
diff changeset
13 store i32 %value, i32 addrspace(1)* %out
anatofuz
parents:
diff changeset
14 ret void
anatofuz
parents:
diff changeset
15 }
anatofuz
parents:
diff changeset
16
anatofuz
parents:
diff changeset
17 declare noalias i8 addrspace(4)* @llvm.amdgcn.queue.ptr() #0
anatofuz
parents:
diff changeset
18
anatofuz
parents:
diff changeset
19 attributes #0 = { nounwind readnone }