0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
1 //===-- X86Instr3DNow.td - The 3DNow! Instruction Set ------*- tablegen -*-===//
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
2 //
|
147
|
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
4 // See https://llvm.org/LICENSE.txt for license information.
|
|
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
6 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
7 //===----------------------------------------------------------------------===//
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
8 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
9 // This file describes the 3DNow! instruction set, which extends MMX to support
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
10 // floating point and also adds a few more random instructions for good measure.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
11 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
12 //===----------------------------------------------------------------------===//
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
13
|
147
|
14 class I3DNow<bits<8> o, Format F, dag outs, dag ins, string asm, list<dag> pat>
|
|
15 : I<o, F, outs, ins, asm, pat>, Requires<[Has3DNow]> {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
16 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
17
|
147
|
18 class I3DNow_binop<bits<8> o, Format F, dag ins, string Mnemonic, list<dag> pat>
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
19 : I3DNow<o, F, (outs VR64:$dst), ins,
|
147
|
20 !strconcat(Mnemonic, "\t{$src2, $dst|$dst, $src2}"), pat>, ThreeDNow {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
21 let Constraints = "$src1 = $dst";
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
22 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
23
|
147
|
24 class I3DNow_conv<bits<8> o, Format F, dag ins, string Mnemonic, list<dag> pat>
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
25 : I3DNow<o, F, (outs VR64:$dst), ins,
|
147
|
26 !strconcat(Mnemonic, "\t{$src, $dst|$dst, $src}"), pat>, ThreeDNow;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
27
|
147
|
28 multiclass I3DNow_binop_rm_int<bits<8> opc, string Mn,
|
|
29 X86FoldableSchedWrite sched, bit Commutable = 0,
|
|
30 string Ver = ""> {
|
121
|
31 let isCommutable = Commutable in
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
32 def rr : I3DNow_binop<opc, MRMSrcReg, (ins VR64:$src1, VR64:$src2), Mn,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
33 [(set VR64:$dst, (!cast<Intrinsic>(
|
147
|
34 !strconcat("int_x86_3dnow", Ver, "_", Mn)) VR64:$src1, VR64:$src2))]>,
|
|
35 Sched<[sched]>;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
36 def rm : I3DNow_binop<opc, MRMSrcMem, (ins VR64:$src1, i64mem:$src2), Mn,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
37 [(set VR64:$dst, (!cast<Intrinsic>(
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
38 !strconcat("int_x86_3dnow", Ver, "_", Mn)) VR64:$src1,
|
147
|
39 (bitconvert (load_mmx addr:$src2))))]>,
|
|
40 Sched<[sched.Folded, sched.ReadAfterFold]>;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
41 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
42
|
147
|
43 multiclass I3DNow_conv_rm_int<bits<8> opc, string Mn,
|
|
44 X86FoldableSchedWrite sched, string Ver = ""> {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
45 def rr : I3DNow_conv<opc, MRMSrcReg, (ins VR64:$src), Mn,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
46 [(set VR64:$dst, (!cast<Intrinsic>(
|
147
|
47 !strconcat("int_x86_3dnow", Ver, "_", Mn)) VR64:$src))]>,
|
|
48 Sched<[sched]>;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
49 def rm : I3DNow_conv<opc, MRMSrcMem, (ins i64mem:$src), Mn,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
50 [(set VR64:$dst, (!cast<Intrinsic>(
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
51 !strconcat("int_x86_3dnow", Ver, "_", Mn))
|
147
|
52 (bitconvert (load_mmx addr:$src))))]>,
|
|
53 Sched<[sched.Folded, sched.ReadAfterFold]>;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
54 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
55
|
147
|
56 defm PAVGUSB : I3DNow_binop_rm_int<0xBF, "pavgusb", SchedWriteVecALU.MMX, 1>;
|
|
57 defm PF2ID : I3DNow_conv_rm_int<0x1D, "pf2id", WriteCvtPS2I>;
|
|
58 defm PFACC : I3DNow_binop_rm_int<0xAE, "pfacc", WriteFAdd>;
|
|
59 defm PFADD : I3DNow_binop_rm_int<0x9E, "pfadd", WriteFAdd, 1>;
|
|
60 defm PFCMPEQ : I3DNow_binop_rm_int<0xB0, "pfcmpeq", WriteFAdd, 1>;
|
|
61 defm PFCMPGE : I3DNow_binop_rm_int<0x90, "pfcmpge", WriteFAdd>;
|
|
62 defm PFCMPGT : I3DNow_binop_rm_int<0xA0, "pfcmpgt", WriteFAdd>;
|
|
63 defm PFMAX : I3DNow_binop_rm_int<0xA4, "pfmax", WriteFAdd>;
|
|
64 defm PFMIN : I3DNow_binop_rm_int<0x94, "pfmin", WriteFAdd>;
|
|
65 defm PFMUL : I3DNow_binop_rm_int<0xB4, "pfmul", WriteFAdd, 1>;
|
|
66 defm PFRCP : I3DNow_conv_rm_int<0x96, "pfrcp", WriteFAdd>;
|
|
67 defm PFRCPIT1 : I3DNow_binop_rm_int<0xA6, "pfrcpit1", WriteFAdd>;
|
|
68 defm PFRCPIT2 : I3DNow_binop_rm_int<0xB6, "pfrcpit2", WriteFAdd>;
|
|
69 defm PFRSQIT1 : I3DNow_binop_rm_int<0xA7, "pfrsqit1", WriteFAdd>;
|
|
70 defm PFRSQRT : I3DNow_conv_rm_int<0x97, "pfrsqrt", WriteFAdd>;
|
|
71 defm PFSUB : I3DNow_binop_rm_int<0x9A, "pfsub", WriteFAdd, 1>;
|
|
72 defm PFSUBR : I3DNow_binop_rm_int<0xAA, "pfsubr", WriteFAdd, 1>;
|
|
73 defm PI2FD : I3DNow_conv_rm_int<0x0D, "pi2fd", WriteCvtI2PS>;
|
|
74 defm PMULHRW : I3DNow_binop_rm_int<0xB7, "pmulhrw", SchedWriteVecIMul.MMX, 1>;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
75
|
147
|
76 let SchedRW = [WriteEMMS],
|
|
77 Defs = [MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7,
|
|
78 ST0, ST1, ST2, ST3, ST4, ST5, ST6, ST7] in
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
79 def FEMMS : I3DNow<0x0E, RawFrm, (outs), (ins), "femms",
|
147
|
80 [(int_x86_mmx_femms)]>, TB;
|
134
|
81
|
|
82 // PREFETCHWT1 is supported we want to use it for everything but T0.
|
|
83 def PrefetchWLevel : PatFrag<(ops), (i32 imm), [{
|
|
84 return N->getSExtValue() == 3 || !Subtarget->hasPREFETCHWT1();
|
|
85 }]>;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
86
|
134
|
87 // Use PREFETCHWT1 for NTA, T2, T1.
|
|
88 def PrefetchWT1Level : ImmLeaf<i32, [{
|
|
89 return Imm < 3;
|
|
90 }]>;
|
|
91
|
|
92 let SchedRW = [WriteLoad] in {
|
|
93 let Predicates = [Has3DNow, NoSSEPrefetch] in
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
94 def PREFETCH : I3DNow<0x0D, MRM0m, (outs), (ins i8mem:$addr),
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
95 "prefetch\t$addr",
|
147
|
96 [(prefetch addr:$addr, imm, imm, (i32 1))]>, TB;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
97
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
98 def PREFETCHW : I<0x0D, MRM1m, (outs), (ins i8mem:$addr), "prefetchw\t$addr",
|
147
|
99 [(prefetch addr:$addr, (i32 1), (i32 PrefetchWLevel), (i32 1))]>,
|
|
100 TB, Requires<[HasPrefetchW]>;
|
134
|
101
|
|
102 def PREFETCHWT1 : I<0x0D, MRM2m, (outs), (ins i8mem:$addr), "prefetchwt1\t$addr",
|
147
|
103 [(prefetch addr:$addr, (i32 1), (i32 PrefetchWT1Level), (i32 1))]>,
|
|
104 TB, Requires<[HasPREFETCHWT1]>;
|
134
|
105 }
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
106
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
107 // "3DNowA" instructions
|
147
|
108 defm PF2IW : I3DNow_conv_rm_int<0x1C, "pf2iw", WriteCvtPS2I, "a">;
|
|
109 defm PI2FW : I3DNow_conv_rm_int<0x0C, "pi2fw", WriteCvtI2PS, "a">;
|
|
110 defm PFNACC : I3DNow_binop_rm_int<0x8A, "pfnacc", WriteFAdd, 0, "a">;
|
|
111 defm PFPNACC : I3DNow_binop_rm_int<0x8E, "pfpnacc", WriteFAdd, 0, "a">;
|
|
112 defm PSWAPD : I3DNow_conv_rm_int<0xBB, "pswapd", SchedWriteShuffle.MMX, "a">;
|