annotate lib/CodeGen/LiveIntervalAnalysis.cpp @ 121:803732b1fca8

LLVM 5.0
author kono
date Fri, 27 Oct 2017 17:07:41 +0900
parents 1172e4bd9c6f
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1 //===- LiveIntervalAnalysis.cpp - Live Interval Analysis ------------------===//
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
2 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
3 // The LLVM Compiler Infrastructure
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
4 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
5 // This file is distributed under the University of Illinois Open Source
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
6 // License. See LICENSE.TXT for details.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
7 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
8 //===----------------------------------------------------------------------===//
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
9 //
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
10 /// \file This file implements the LiveInterval analysis pass which is used
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
11 /// by the Linear Scan Register allocator. This pass linearizes the
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
12 /// basic blocks of the function in DFS order and computes live intervals for
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
13 /// each virtual and physical register.
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
14 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
15 //===----------------------------------------------------------------------===//
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
16
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
17 #include "llvm/CodeGen/LiveIntervalAnalysis.h"
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
18 #include "LiveRangeCalc.h"
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
19 #include "llvm/ADT/ArrayRef.h"
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
20 #include "llvm/ADT/DepthFirstIterator.h"
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
21 #include "llvm/ADT/SmallPtrSet.h"
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
22 #include "llvm/ADT/SmallVector.h"
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
23 #include "llvm/ADT/iterator_range.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
24 #include "llvm/Analysis/AliasAnalysis.h"
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
25 #include "llvm/CodeGen/LiveInterval.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
26 #include "llvm/CodeGen/LiveVariables.h"
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
27 #include "llvm/CodeGen/MachineBasicBlock.h"
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
28 #include "llvm/CodeGen/MachineBlockFrequencyInfo.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
29 #include "llvm/CodeGen/MachineDominators.h"
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
30 #include "llvm/CodeGen/MachineFunction.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
31 #include "llvm/CodeGen/MachineInstr.h"
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
32 #include "llvm/CodeGen/MachineInstrBundle.h"
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
33 #include "llvm/CodeGen/MachineOperand.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
34 #include "llvm/CodeGen/MachineRegisterInfo.h"
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
35 #include "llvm/CodeGen/Passes.h"
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
36 #include "llvm/CodeGen/SlotIndexes.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
37 #include "llvm/CodeGen/VirtRegMap.h"
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
38 #include "llvm/MC/LaneBitmask.h"
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
39 #include "llvm/MC/MCRegisterInfo.h"
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
40 #include "llvm/Pass.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
41 #include "llvm/Support/BlockFrequency.h"
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
42 #include "llvm/Support/CommandLine.h"
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
43 #include "llvm/Support/Compiler.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
44 #include "llvm/Support/Debug.h"
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
45 #include "llvm/Support/MathExtras.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
46 #include "llvm/Support/raw_ostream.h"
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
47 #include "llvm/Target/TargetRegisterInfo.h"
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
48 #include "llvm/Target/TargetSubtargetInfo.h"
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
49 #include <algorithm>
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
50 #include <cassert>
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
51 #include <cstdint>
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
52 #include <iterator>
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
53 #include <tuple>
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
54 #include <utility>
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
55
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
56 using namespace llvm;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
57
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
58 #define DEBUG_TYPE "regalloc"
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
59
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
60 char LiveIntervals::ID = 0;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
61 char &llvm::LiveIntervalsID = LiveIntervals::ID;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
62 INITIALIZE_PASS_BEGIN(LiveIntervals, "liveintervals",
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
63 "Live Interval Analysis", false, false)
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
64 INITIALIZE_PASS_DEPENDENCY(AAResultsWrapperPass)
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
65 INITIALIZE_PASS_DEPENDENCY(MachineDominatorTree)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
66 INITIALIZE_PASS_DEPENDENCY(SlotIndexes)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
67 INITIALIZE_PASS_END(LiveIntervals, "liveintervals",
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
68 "Live Interval Analysis", false, false)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
69
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
70 #ifndef NDEBUG
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
71 static cl::opt<bool> EnablePrecomputePhysRegs(
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
72 "precompute-phys-liveness", cl::Hidden,
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
73 cl::desc("Eagerly compute live intervals for all physreg units."));
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
74 #else
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
75 static bool EnablePrecomputePhysRegs = false;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
76 #endif // NDEBUG
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
77
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
78 namespace llvm {
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
79
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
80 cl::opt<bool> UseSegmentSetForPhysRegs(
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
81 "use-segment-set-for-physregs", cl::Hidden, cl::init(true),
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
82 cl::desc(
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
83 "Use segment set for the computation of the live ranges of physregs."));
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
84
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
85 } // end namespace llvm
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
86
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
87 void LiveIntervals::getAnalysisUsage(AnalysisUsage &AU) const {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
88 AU.setPreservesCFG();
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
89 AU.addRequired<AAResultsWrapperPass>();
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
90 AU.addPreserved<AAResultsWrapperPass>();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
91 AU.addPreserved<LiveVariables>();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
92 AU.addPreservedID(MachineLoopInfoID);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
93 AU.addRequiredTransitiveID(MachineDominatorsID);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
94 AU.addPreservedID(MachineDominatorsID);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
95 AU.addPreserved<SlotIndexes>();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
96 AU.addRequiredTransitive<SlotIndexes>();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
97 MachineFunctionPass::getAnalysisUsage(AU);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
98 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
99
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
100 LiveIntervals::LiveIntervals() : MachineFunctionPass(ID) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
101 initializeLiveIntervalsPass(*PassRegistry::getPassRegistry());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
102 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
103
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
104 LiveIntervals::~LiveIntervals() {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
105 delete LRCalc;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
106 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
107
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
108 void LiveIntervals::releaseMemory() {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
109 // Free the live intervals themselves.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
110 for (unsigned i = 0, e = VirtRegIntervals.size(); i != e; ++i)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
111 delete VirtRegIntervals[TargetRegisterInfo::index2VirtReg(i)];
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
112 VirtRegIntervals.clear();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
113 RegMaskSlots.clear();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
114 RegMaskBits.clear();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
115 RegMaskBlocks.clear();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
116
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
117 for (LiveRange *LR : RegUnitRanges)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
118 delete LR;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
119 RegUnitRanges.clear();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
120
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
121 // Release VNInfo memory regions, VNInfo objects don't need to be dtor'd.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
122 VNInfoAllocator.Reset();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
123 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
124
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
125 bool LiveIntervals::runOnMachineFunction(MachineFunction &fn) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
126 MF = &fn;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
127 MRI = &MF->getRegInfo();
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
128 TRI = MF->getSubtarget().getRegisterInfo();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
129 TII = MF->getSubtarget().getInstrInfo();
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
130 AA = &getAnalysis<AAResultsWrapperPass>().getAAResults();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
131 Indexes = &getAnalysis<SlotIndexes>();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
132 DomTree = &getAnalysis<MachineDominatorTree>();
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
133
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
134 if (!LRCalc)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
135 LRCalc = new LiveRangeCalc();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
136
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
137 // Allocate space for all virtual registers.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
138 VirtRegIntervals.resize(MRI->getNumVirtRegs());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
139
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
140 computeVirtRegs();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
141 computeRegMasks();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
142 computeLiveInRegUnits();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
143
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
144 if (EnablePrecomputePhysRegs) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
145 // For stress testing, precompute live ranges of all physical register
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
146 // units, including reserved registers.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
147 for (unsigned i = 0, e = TRI->getNumRegUnits(); i != e; ++i)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
148 getRegUnit(i);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
149 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
150 DEBUG(dump());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
151 return true;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
152 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
153
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
154 void LiveIntervals::print(raw_ostream &OS, const Module* ) const {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
155 OS << "********** INTERVALS **********\n";
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
156
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
157 // Dump the regunits.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
158 for (unsigned Unit = 0, UnitE = RegUnitRanges.size(); Unit != UnitE; ++Unit)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
159 if (LiveRange *LR = RegUnitRanges[Unit])
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
160 OS << PrintRegUnit(Unit, TRI) << ' ' << *LR << '\n';
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
161
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
162 // Dump the virtregs.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
163 for (unsigned i = 0, e = MRI->getNumVirtRegs(); i != e; ++i) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
164 unsigned Reg = TargetRegisterInfo::index2VirtReg(i);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
165 if (hasInterval(Reg))
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
166 OS << getInterval(Reg) << '\n';
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
167 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
168
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
169 OS << "RegMasks:";
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
170 for (SlotIndex Idx : RegMaskSlots)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
171 OS << ' ' << Idx;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
172 OS << '\n';
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
173
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
174 printInstrs(OS);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
175 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
176
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
177 void LiveIntervals::printInstrs(raw_ostream &OS) const {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
178 OS << "********** MACHINEINSTRS **********\n";
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
179 MF->print(OS, Indexes);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
180 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
181
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
182 #if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
183 LLVM_DUMP_METHOD void LiveIntervals::dumpInstrs() const {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
184 printInstrs(dbgs());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
185 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
186 #endif
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
187
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
188 LiveInterval* LiveIntervals::createInterval(unsigned reg) {
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
189 float Weight = TargetRegisterInfo::isPhysicalRegister(reg) ? huge_valf : 0.0F;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
190 return new LiveInterval(reg, Weight);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
191 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
192
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
193 /// Compute the live interval of a virtual register, based on defs and uses.
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
194 void LiveIntervals::computeVirtRegInterval(LiveInterval &LI) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
195 assert(LRCalc && "LRCalc not initialized.");
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
196 assert(LI.empty() && "Should only compute empty intervals.");
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
197 LRCalc->reset(MF, getSlotIndexes(), DomTree, &getVNInfoAllocator());
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
198 LRCalc->calculate(LI, MRI->shouldTrackSubRegLiveness(LI.reg));
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
199 computeDeadValues(LI, nullptr);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
200 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
201
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
202 void LiveIntervals::computeVirtRegs() {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
203 for (unsigned i = 0, e = MRI->getNumVirtRegs(); i != e; ++i) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
204 unsigned Reg = TargetRegisterInfo::index2VirtReg(i);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
205 if (MRI->reg_nodbg_empty(Reg))
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
206 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
207 createAndComputeVirtRegInterval(Reg);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
208 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
209 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
210
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
211 void LiveIntervals::computeRegMasks() {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
212 RegMaskBlocks.resize(MF->getNumBlockIDs());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
213
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
214 // Find all instructions with regmask operands.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
215 for (const MachineBasicBlock &MBB : *MF) {
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
216 std::pair<unsigned, unsigned> &RMB = RegMaskBlocks[MBB.getNumber()];
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
217 RMB.first = RegMaskSlots.size();
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
218
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
219 // Some block starts, such as EH funclets, create masks.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
220 if (const uint32_t *Mask = MBB.getBeginClobberMask(TRI)) {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
221 RegMaskSlots.push_back(Indexes->getMBBStartIdx(&MBB));
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
222 RegMaskBits.push_back(Mask);
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
223 }
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
224
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
225 for (const MachineInstr &MI : MBB) {
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
226 for (const MachineOperand &MO : MI.operands()) {
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
227 if (!MO.isRegMask())
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
228 continue;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
229 RegMaskSlots.push_back(Indexes->getInstructionIndex(MI).getRegSlot());
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
230 RegMaskBits.push_back(MO.getRegMask());
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
231 }
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
232 }
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
233
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
234 // Some block ends, such as funclet returns, create masks. Put the mask on
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
235 // the last instruction of the block, because MBB slot index intervals are
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
236 // half-open.
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
237 if (const uint32_t *Mask = MBB.getEndClobberMask(TRI)) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
238 assert(!MBB.empty() && "empty return block?");
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
239 RegMaskSlots.push_back(
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
240 Indexes->getInstructionIndex(MBB.back()).getRegSlot());
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
241 RegMaskBits.push_back(Mask);
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
242 }
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
243
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
244 // Compute the number of register mask instructions in this block.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
245 RMB.second = RegMaskSlots.size() - RMB.first;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
246 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
247 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
248
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
249 //===----------------------------------------------------------------------===//
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
250 // Register Unit Liveness
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
251 //===----------------------------------------------------------------------===//
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
252 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
253 // Fixed interference typically comes from ABI boundaries: Function arguments
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
254 // and return values are passed in fixed registers, and so are exception
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
255 // pointers entering landing pads. Certain instructions require values to be
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
256 // present in specific registers. That is also represented through fixed
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
257 // interference.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
258 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
259
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
260 /// Compute the live range of a register unit, based on the uses and defs of
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
261 /// aliasing registers. The range should be empty, or contain only dead
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
262 /// phi-defs from ABI blocks.
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
263 void LiveIntervals::computeRegUnitRange(LiveRange &LR, unsigned Unit) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
264 assert(LRCalc && "LRCalc not initialized.");
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
265 LRCalc->reset(MF, getSlotIndexes(), DomTree, &getVNInfoAllocator());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
266
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
267 // The physregs aliasing Unit are the roots and their super-registers.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
268 // Create all values as dead defs before extending to uses. Note that roots
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
269 // may share super-registers. That's OK because createDeadDefs() is
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
270 // idempotent. It is very rare for a register unit to have multiple roots, so
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
271 // uniquing super-registers is probably not worthwhile.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
272 bool IsReserved = false;
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
273 for (MCRegUnitRootIterator Root(Unit, TRI); Root.isValid(); ++Root) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
274 bool IsRootReserved = true;
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
275 for (MCSuperRegIterator Super(*Root, TRI, /*IncludeSelf=*/true);
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
276 Super.isValid(); ++Super) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
277 unsigned Reg = *Super;
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
278 if (!MRI->reg_empty(Reg))
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
279 LRCalc->createDeadDefs(LR, Reg);
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
280 // A register unit is considered reserved if all its roots and all their
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
281 // super registers are reserved.
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
282 if (!MRI->isReserved(Reg))
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
283 IsRootReserved = false;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
284 }
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
285 IsReserved |= IsRootReserved;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
286 }
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
287 assert(IsReserved == MRI->isReservedRegUnit(Unit) &&
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
288 "reserved computation mismatch");
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
289
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
290 // Now extend LR to reach all uses.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
291 // Ignore uses of reserved registers. We only track defs of those.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
292 if (!IsReserved) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
293 for (MCRegUnitRootIterator Root(Unit, TRI); Root.isValid(); ++Root) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
294 for (MCSuperRegIterator Super(*Root, TRI, /*IncludeSelf=*/true);
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
295 Super.isValid(); ++Super) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
296 unsigned Reg = *Super;
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
297 if (!MRI->reg_empty(Reg))
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
298 LRCalc->extendToUses(LR, Reg);
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
299 }
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
300 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
301 }
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
302
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
303 // Flush the segment set to the segment vector.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
304 if (UseSegmentSetForPhysRegs)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
305 LR.flushSegmentSet();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
306 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
307
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
308 /// Precompute the live ranges of any register units that are live-in to an ABI
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
309 /// block somewhere. Register values can appear without a corresponding def when
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
310 /// entering the entry block or a landing pad.
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
311 void LiveIntervals::computeLiveInRegUnits() {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
312 RegUnitRanges.resize(TRI->getNumRegUnits());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
313 DEBUG(dbgs() << "Computing live-in reg-units in ABI blocks.\n");
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
314
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
315 // Keep track of the live range sets allocated.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
316 SmallVector<unsigned, 8> NewRanges;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
317
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
318 // Check all basic blocks for live-ins.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
319 for (const MachineBasicBlock &MBB : *MF) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
320 // We only care about ABI blocks: Entry + landing pads.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
321 if ((&MBB != &MF->front() && !MBB.isEHPad()) || MBB.livein_empty())
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
322 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
323
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
324 // Create phi-defs at Begin for all live-in registers.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
325 SlotIndex Begin = Indexes->getMBBStartIdx(&MBB);
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
326 DEBUG(dbgs() << Begin << "\tBB#" << MBB.getNumber());
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
327 for (const auto &LI : MBB.liveins()) {
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
328 for (MCRegUnitIterator Units(LI.PhysReg, TRI); Units.isValid(); ++Units) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
329 unsigned Unit = *Units;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
330 LiveRange *LR = RegUnitRanges[Unit];
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
331 if (!LR) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
332 // Use segment set to speed-up initial computation of the live range.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
333 LR = RegUnitRanges[Unit] = new LiveRange(UseSegmentSetForPhysRegs);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
334 NewRanges.push_back(Unit);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
335 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
336 VNInfo *VNI = LR->createDeadDef(Begin, getVNInfoAllocator());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
337 (void)VNI;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
338 DEBUG(dbgs() << ' ' << PrintRegUnit(Unit, TRI) << '#' << VNI->id);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
339 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
340 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
341 DEBUG(dbgs() << '\n');
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
342 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
343 DEBUG(dbgs() << "Created " << NewRanges.size() << " new intervals.\n");
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
344
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
345 // Compute the 'normal' part of the ranges.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
346 for (unsigned Unit : NewRanges)
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
347 computeRegUnitRange(*RegUnitRanges[Unit], Unit);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
348 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
349
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
350 static void createSegmentsForValues(LiveRange &LR,
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
351 iterator_range<LiveInterval::vni_iterator> VNIs) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
352 for (VNInfo *VNI : VNIs) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
353 if (VNI->isUnused())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
354 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
355 SlotIndex Def = VNI->def;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
356 LR.addSegment(LiveRange::Segment(Def, Def.getDeadSlot(), VNI));
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
357 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
358 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
359
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
360 using ShrinkToUsesWorkList = SmallVector<std::pair<SlotIndex, VNInfo*>, 16>;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
361
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
362 static void extendSegmentsToUses(LiveRange &LR, const SlotIndexes &Indexes,
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
363 ShrinkToUsesWorkList &WorkList,
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
364 const LiveRange &OldRange) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
365 // Keep track of the PHIs that are in use.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
366 SmallPtrSet<VNInfo*, 8> UsedPHIs;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
367 // Blocks that have already been added to WorkList as live-out.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
368 SmallPtrSet<const MachineBasicBlock*, 16> LiveOut;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
369
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
370 // Extend intervals to reach all uses in WorkList.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
371 while (!WorkList.empty()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
372 SlotIndex Idx = WorkList.back().first;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
373 VNInfo *VNI = WorkList.back().second;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
374 WorkList.pop_back();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
375 const MachineBasicBlock *MBB = Indexes.getMBBFromIndex(Idx.getPrevSlot());
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
376 SlotIndex BlockStart = Indexes.getMBBStartIdx(MBB);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
377
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
378 // Extend the live range for VNI to be live at Idx.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
379 if (VNInfo *ExtVNI = LR.extendInBlock(BlockStart, Idx)) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
380 assert(ExtVNI == VNI && "Unexpected existing value number");
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
381 (void)ExtVNI;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
382 // Is this a PHIDef we haven't seen before?
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
383 if (!VNI->isPHIDef() || VNI->def != BlockStart ||
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
384 !UsedPHIs.insert(VNI).second)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
385 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
386 // The PHI is live, make sure the predecessors are live-out.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
387 for (const MachineBasicBlock *Pred : MBB->predecessors()) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
388 if (!LiveOut.insert(Pred).second)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
389 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
390 SlotIndex Stop = Indexes.getMBBEndIdx(Pred);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
391 // A predecessor is not required to have a live-out value for a PHI.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
392 if (VNInfo *PVNI = OldRange.getVNInfoBefore(Stop))
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
393 WorkList.push_back(std::make_pair(Stop, PVNI));
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
394 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
395 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
396 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
397
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
398 // VNI is live-in to MBB.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
399 DEBUG(dbgs() << " live-in at " << BlockStart << '\n');
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
400 LR.addSegment(LiveRange::Segment(BlockStart, Idx, VNI));
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
401
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
402 // Make sure VNI is live-out from the predecessors.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
403 for (const MachineBasicBlock *Pred : MBB->predecessors()) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
404 if (!LiveOut.insert(Pred).second)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
405 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
406 SlotIndex Stop = Indexes.getMBBEndIdx(Pred);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
407 assert(OldRange.getVNInfoBefore(Stop) == VNI &&
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
408 "Wrong value out of predecessor");
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
409 WorkList.push_back(std::make_pair(Stop, VNI));
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
410 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
411 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
412 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
413
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
414 bool LiveIntervals::shrinkToUses(LiveInterval *li,
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
415 SmallVectorImpl<MachineInstr*> *dead) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
416 DEBUG(dbgs() << "Shrink: " << *li << '\n');
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
417 assert(TargetRegisterInfo::isVirtualRegister(li->reg)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
418 && "Can only shrink virtual registers");
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
419
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
420 // Shrink subregister live ranges.
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
421 bool NeedsCleanup = false;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
422 for (LiveInterval::SubRange &S : li->subranges()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
423 shrinkToUses(S, li->reg);
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
424 if (S.empty())
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
425 NeedsCleanup = true;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
426 }
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
427 if (NeedsCleanup)
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
428 li->removeEmptySubRanges();
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
429
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
430 // Find all the values used, including PHI kills.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
431 ShrinkToUsesWorkList WorkList;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
432
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
433 // Visit all instructions reading li->reg.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
434 unsigned Reg = li->reg;
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
435 for (MachineInstr &UseMI : MRI->reg_instructions(Reg)) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
436 if (UseMI.isDebugValue() || !UseMI.readsVirtualRegister(Reg))
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
437 continue;
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
438 SlotIndex Idx = getInstructionIndex(UseMI).getRegSlot();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
439 LiveQueryResult LRQ = li->Query(Idx);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
440 VNInfo *VNI = LRQ.valueIn();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
441 if (!VNI) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
442 // This shouldn't happen: readsVirtualRegister returns true, but there is
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
443 // no live value. It is likely caused by a target getting <undef> flags
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
444 // wrong.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
445 DEBUG(dbgs() << Idx << '\t' << UseMI
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
446 << "Warning: Instr claims to read non-existent value in "
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
447 << *li << '\n');
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
448 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
449 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
450 // Special case: An early-clobber tied operand reads and writes the
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
451 // register one slot early.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
452 if (VNInfo *DefVNI = LRQ.valueDefined())
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
453 Idx = DefVNI->def;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
454
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
455 WorkList.push_back(std::make_pair(Idx, VNI));
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
456 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
457
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
458 // Create new live ranges with only minimal live segments per def.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
459 LiveRange NewLR;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
460 createSegmentsForValues(NewLR, make_range(li->vni_begin(), li->vni_end()));
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
461 extendSegmentsToUses(NewLR, *Indexes, WorkList, *li);
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
462
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
463 // Move the trimmed segments back.
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
464 li->segments.swap(NewLR.segments);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
465
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
466 // Handle dead values.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
467 bool CanSeparate = computeDeadValues(*li, dead);
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
468 DEBUG(dbgs() << "Shrunk: " << *li << '\n');
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
469 return CanSeparate;
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
470 }
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
471
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
472 bool LiveIntervals::computeDeadValues(LiveInterval &LI,
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
473 SmallVectorImpl<MachineInstr*> *dead) {
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
474 bool MayHaveSplitComponents = false;
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
475 for (VNInfo *VNI : LI.valnos) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
476 if (VNI->isUnused())
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
477 continue;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
478 SlotIndex Def = VNI->def;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
479 LiveRange::iterator I = LI.FindSegmentContaining(Def);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
480 assert(I != LI.end() && "Missing segment for VNI");
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
481
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
482 // Is the register live before? Otherwise we may have to add a read-undef
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
483 // flag for subregister defs.
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
484 unsigned VReg = LI.reg;
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
485 if (MRI->shouldTrackSubRegLiveness(VReg)) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
486 if ((I == LI.begin() || std::prev(I)->end < Def) && !VNI->isPHIDef()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
487 MachineInstr *MI = getInstructionFromIndex(Def);
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
488 MI->setRegisterDefReadUndef(VReg);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
489 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
490 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
491
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
492 if (I->end != Def.getDeadSlot())
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
493 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
494 if (VNI->isPHIDef()) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
495 // This is a dead PHI. Remove it.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
496 VNI->markUnused();
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
497 LI.removeSegment(I);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
498 DEBUG(dbgs() << "Dead PHI at " << Def << " may separate interval\n");
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
499 MayHaveSplitComponents = true;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
500 } else {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
501 // This is a dead def. Make sure the instruction knows.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
502 MachineInstr *MI = getInstructionFromIndex(Def);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
503 assert(MI && "No instruction defining live value");
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
504 MI->addRegisterDead(LI.reg, TRI);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
505 if (dead && MI->allDefsAreDead()) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
506 DEBUG(dbgs() << "All defs dead: " << Def << '\t' << *MI);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
507 dead->push_back(MI);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
508 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
509 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
510 }
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
511 return MayHaveSplitComponents;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
512 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
513
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
514 void LiveIntervals::shrinkToUses(LiveInterval::SubRange &SR, unsigned Reg) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
515 DEBUG(dbgs() << "Shrink: " << SR << '\n');
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
516 assert(TargetRegisterInfo::isVirtualRegister(Reg)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
517 && "Can only shrink virtual registers");
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
518 // Find all the values used, including PHI kills.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
519 ShrinkToUsesWorkList WorkList;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
520
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
521 // Visit all instructions reading Reg.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
522 SlotIndex LastIdx;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
523 for (MachineOperand &MO : MRI->use_nodbg_operands(Reg)) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
524 // Skip "undef" uses.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
525 if (!MO.readsReg())
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
526 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
527 // Maybe the operand is for a subregister we don't care about.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
528 unsigned SubReg = MO.getSubReg();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
529 if (SubReg != 0) {
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
530 LaneBitmask LaneMask = TRI->getSubRegIndexLaneMask(SubReg);
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
531 if ((LaneMask & SR.LaneMask).none())
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
532 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
533 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
534 // We only need to visit each instruction once.
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
535 MachineInstr *UseMI = MO.getParent();
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
536 SlotIndex Idx = getInstructionIndex(*UseMI).getRegSlot();
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
537 if (Idx == LastIdx)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
538 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
539 LastIdx = Idx;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
540
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
541 LiveQueryResult LRQ = SR.Query(Idx);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
542 VNInfo *VNI = LRQ.valueIn();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
543 // For Subranges it is possible that only undef values are left in that
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
544 // part of the subregister, so there is no real liverange at the use
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
545 if (!VNI)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
546 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
547
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
548 // Special case: An early-clobber tied operand reads and writes the
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
549 // register one slot early.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
550 if (VNInfo *DefVNI = LRQ.valueDefined())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
551 Idx = DefVNI->def;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
552
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
553 WorkList.push_back(std::make_pair(Idx, VNI));
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
554 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
555
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
556 // Create a new live ranges with only minimal live segments per def.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
557 LiveRange NewLR;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
558 createSegmentsForValues(NewLR, make_range(SR.vni_begin(), SR.vni_end()));
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
559 extendSegmentsToUses(NewLR, *Indexes, WorkList, SR);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
560
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
561 // Move the trimmed ranges back.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
562 SR.segments.swap(NewLR.segments);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
563
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
564 // Remove dead PHI value numbers
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
565 for (VNInfo *VNI : SR.valnos) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
566 if (VNI->isUnused())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
567 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
568 const LiveRange::Segment *Segment = SR.getSegmentContaining(VNI->def);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
569 assert(Segment != nullptr && "Missing segment for VNI");
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
570 if (Segment->end != VNI->def.getDeadSlot())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
571 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
572 if (VNI->isPHIDef()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
573 // This is a dead PHI. Remove it.
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
574 DEBUG(dbgs() << "Dead PHI at " << VNI->def << " may separate interval\n");
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
575 VNI->markUnused();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
576 SR.removeSegment(*Segment);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
577 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
578 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
579
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
580 DEBUG(dbgs() << "Shrunk: " << SR << '\n');
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
581 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
582
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
583 void LiveIntervals::extendToIndices(LiveRange &LR,
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
584 ArrayRef<SlotIndex> Indices,
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
585 ArrayRef<SlotIndex> Undefs) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
586 assert(LRCalc && "LRCalc not initialized.");
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
587 LRCalc->reset(MF, getSlotIndexes(), DomTree, &getVNInfoAllocator());
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
588 for (SlotIndex Idx : Indices)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
589 LRCalc->extend(LR, Idx, /*PhysReg=*/0, Undefs);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
590 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
591
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
592 void LiveIntervals::pruneValue(LiveRange &LR, SlotIndex Kill,
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
593 SmallVectorImpl<SlotIndex> *EndPoints) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
594 LiveQueryResult LRQ = LR.Query(Kill);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
595 VNInfo *VNI = LRQ.valueOutOrDead();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
596 if (!VNI)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
597 return;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
598
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
599 MachineBasicBlock *KillMBB = Indexes->getMBBFromIndex(Kill);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
600 SlotIndex MBBEnd = Indexes->getMBBEndIdx(KillMBB);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
601
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
602 // If VNI isn't live out from KillMBB, the value is trivially pruned.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
603 if (LRQ.endPoint() < MBBEnd) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
604 LR.removeSegment(Kill, LRQ.endPoint());
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
605 if (EndPoints) EndPoints->push_back(LRQ.endPoint());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
606 return;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
607 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
608
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
609 // VNI is live out of KillMBB.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
610 LR.removeSegment(Kill, MBBEnd);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
611 if (EndPoints) EndPoints->push_back(MBBEnd);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
612
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
613 // Find all blocks that are reachable from KillMBB without leaving VNI's live
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
614 // range. It is possible that KillMBB itself is reachable, so start a DFS
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
615 // from each successor.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
616 using VisitedTy = df_iterator_default_set<MachineBasicBlock*,9>;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
617 VisitedTy Visited;
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
618 for (MachineBasicBlock *Succ : KillMBB->successors()) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
619 for (df_ext_iterator<MachineBasicBlock*, VisitedTy>
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
620 I = df_ext_begin(Succ, Visited), E = df_ext_end(Succ, Visited);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
621 I != E;) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
622 MachineBasicBlock *MBB = *I;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
623
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
624 // Check if VNI is live in to MBB.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
625 SlotIndex MBBStart, MBBEnd;
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
626 std::tie(MBBStart, MBBEnd) = Indexes->getMBBRange(MBB);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
627 LiveQueryResult LRQ = LR.Query(MBBStart);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
628 if (LRQ.valueIn() != VNI) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
629 // This block isn't part of the VNI segment. Prune the search.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
630 I.skipChildren();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
631 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
632 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
633
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
634 // Prune the search if VNI is killed in MBB.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
635 if (LRQ.endPoint() < MBBEnd) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
636 LR.removeSegment(MBBStart, LRQ.endPoint());
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
637 if (EndPoints) EndPoints->push_back(LRQ.endPoint());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
638 I.skipChildren();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
639 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
640 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
641
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
642 // VNI is live through MBB.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
643 LR.removeSegment(MBBStart, MBBEnd);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
644 if (EndPoints) EndPoints->push_back(MBBEnd);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
645 ++I;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
646 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
647 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
648 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
649
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
650 //===----------------------------------------------------------------------===//
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
651 // Register allocator hooks.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
652 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
653
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
654 void LiveIntervals::addKillFlags(const VirtRegMap *VRM) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
655 // Keep track of regunit ranges.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
656 SmallVector<std::pair<const LiveRange*, LiveRange::const_iterator>, 8> RU;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
657 // Keep track of subregister ranges.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
658 SmallVector<std::pair<const LiveInterval::SubRange*,
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
659 LiveRange::const_iterator>, 4> SRs;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
660
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
661 for (unsigned i = 0, e = MRI->getNumVirtRegs(); i != e; ++i) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
662 unsigned Reg = TargetRegisterInfo::index2VirtReg(i);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
663 if (MRI->reg_nodbg_empty(Reg))
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
664 continue;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
665 const LiveInterval &LI = getInterval(Reg);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
666 if (LI.empty())
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
667 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
668
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
669 // Find the regunit intervals for the assigned register. They may overlap
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
670 // the virtual register live range, cancelling any kills.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
671 RU.clear();
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
672 for (MCRegUnitIterator Unit(VRM->getPhys(Reg), TRI); Unit.isValid();
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
673 ++Unit) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
674 const LiveRange &RURange = getRegUnit(*Unit);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
675 if (RURange.empty())
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
676 continue;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
677 RU.push_back(std::make_pair(&RURange, RURange.find(LI.begin()->end)));
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
678 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
679
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
680 if (MRI->subRegLivenessEnabled()) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
681 SRs.clear();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
682 for (const LiveInterval::SubRange &SR : LI.subranges()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
683 SRs.push_back(std::make_pair(&SR, SR.find(LI.begin()->end)));
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
684 }
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
685 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
686
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
687 // Every instruction that kills Reg corresponds to a segment range end
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
688 // point.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
689 for (LiveInterval::const_iterator RI = LI.begin(), RE = LI.end(); RI != RE;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
690 ++RI) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
691 // A block index indicates an MBB edge.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
692 if (RI->end.isBlock())
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
693 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
694 MachineInstr *MI = getInstructionFromIndex(RI->end);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
695 if (!MI)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
696 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
697
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
698 // Check if any of the regunits are live beyond the end of RI. That could
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
699 // happen when a physreg is defined as a copy of a virtreg:
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
700 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
701 // %EAX = COPY %vreg5
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
702 // FOO %vreg5 <--- MI, cancel kill because %EAX is live.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
703 // BAR %EAX<kill>
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
704 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
705 // There should be no kill flag on FOO when %vreg5 is rewritten as %EAX.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
706 for (auto &RUP : RU) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
707 const LiveRange &RURange = *RUP.first;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
708 LiveRange::const_iterator &I = RUP.second;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
709 if (I == RURange.end())
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
710 continue;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
711 I = RURange.advanceTo(I, RI->end);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
712 if (I == RURange.end() || I->start >= RI->end)
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
713 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
714 // I is overlapping RI.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
715 goto CancelKill;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
716 }
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
717
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
718 if (MRI->subRegLivenessEnabled()) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
719 // When reading a partial undefined value we must not add a kill flag.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
720 // The regalloc might have used the undef lane for something else.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
721 // Example:
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
722 // %vreg1 = ... ; R32: %vreg1
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
723 // %vreg2:high16 = ... ; R64: %vreg2
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
724 // = read %vreg2<kill> ; R64: %vreg2
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
725 // = read %vreg1 ; R32: %vreg1
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
726 // The <kill> flag is correct for %vreg2, but the register allocator may
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
727 // assign R0L to %vreg1, and R0 to %vreg2 because the low 32bits of R0
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
728 // are actually never written by %vreg2. After assignment the <kill>
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
729 // flag at the read instruction is invalid.
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
730 LaneBitmask DefinedLanesMask;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
731 if (!SRs.empty()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
732 // Compute a mask of lanes that are defined.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
733 DefinedLanesMask = LaneBitmask::getNone();
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
734 for (auto &SRP : SRs) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
735 const LiveInterval::SubRange &SR = *SRP.first;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
736 LiveRange::const_iterator &I = SRP.second;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
737 if (I == SR.end())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
738 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
739 I = SR.advanceTo(I, RI->end);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
740 if (I == SR.end() || I->start >= RI->end)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
741 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
742 // I is overlapping RI
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
743 DefinedLanesMask |= SR.LaneMask;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
744 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
745 } else
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
746 DefinedLanesMask = LaneBitmask::getAll();
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
747
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
748 bool IsFullWrite = false;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
749 for (const MachineOperand &MO : MI->operands()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
750 if (!MO.isReg() || MO.getReg() != Reg)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
751 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
752 if (MO.isUse()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
753 // Reading any undefined lanes?
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
754 LaneBitmask UseMask = TRI->getSubRegIndexLaneMask(MO.getSubReg());
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
755 if ((UseMask & ~DefinedLanesMask).any())
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
756 goto CancelKill;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
757 } else if (MO.getSubReg() == 0) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
758 // Writing to the full register?
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
759 assert(MO.isDef());
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
760 IsFullWrite = true;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
761 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
762 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
763
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
764 // If an instruction writes to a subregister, a new segment starts in
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
765 // the LiveInterval. But as this is only overriding part of the register
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
766 // adding kill-flags is not correct here after registers have been
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
767 // assigned.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
768 if (!IsFullWrite) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
769 // Next segment has to be adjacent in the subregister write case.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
770 LiveRange::const_iterator N = std::next(RI);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
771 if (N != LI.end() && N->start == RI->end)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
772 goto CancelKill;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
773 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
774 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
775
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
776 MI->addRegisterKilled(Reg, nullptr);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
777 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
778 CancelKill:
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
779 MI->clearRegisterKills(Reg, nullptr);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
780 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
781 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
782 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
783
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
784 MachineBasicBlock*
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
785 LiveIntervals::intervalIsInOneMBB(const LiveInterval &LI) const {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
786 // A local live range must be fully contained inside the block, meaning it is
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
787 // defined and killed at instructions, not at block boundaries. It is not
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
788 // live in or or out of any block.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
789 //
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
790 // It is technically possible to have a PHI-defined live range identical to a
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
791 // single block, but we are going to return false in that case.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
792
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
793 SlotIndex Start = LI.beginIndex();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
794 if (Start.isBlock())
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
795 return nullptr;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
796
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
797 SlotIndex Stop = LI.endIndex();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
798 if (Stop.isBlock())
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
799 return nullptr;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
800
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
801 // getMBBFromIndex doesn't need to search the MBB table when both indexes
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
802 // belong to proper instructions.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
803 MachineBasicBlock *MBB1 = Indexes->getMBBFromIndex(Start);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
804 MachineBasicBlock *MBB2 = Indexes->getMBBFromIndex(Stop);
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
805 return MBB1 == MBB2 ? MBB1 : nullptr;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
806 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
807
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
808 bool
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
809 LiveIntervals::hasPHIKill(const LiveInterval &LI, const VNInfo *VNI) const {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
810 for (const VNInfo *PHI : LI.valnos) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
811 if (PHI->isUnused() || !PHI->isPHIDef())
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
812 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
813 const MachineBasicBlock *PHIMBB = getMBBFromIndex(PHI->def);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
814 // Conservatively return true instead of scanning huge predecessor lists.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
815 if (PHIMBB->pred_size() > 100)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
816 return true;
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
817 for (const MachineBasicBlock *Pred : PHIMBB->predecessors())
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
818 if (VNI == LI.getVNInfoBefore(Indexes->getMBBEndIdx(Pred)))
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
819 return true;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
820 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
821 return false;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
822 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
823
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
824 float LiveIntervals::getSpillWeight(bool isDef, bool isUse,
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
825 const MachineBlockFrequencyInfo *MBFI,
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
826 const MachineInstr &MI) {
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
827 return getSpillWeight(isDef, isUse, MBFI, MI.getParent());
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
828 }
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
829
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
830 float LiveIntervals::getSpillWeight(bool isDef, bool isUse,
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
831 const MachineBlockFrequencyInfo *MBFI,
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
832 const MachineBasicBlock *MBB) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
833 BlockFrequency Freq = MBFI->getBlockFreq(MBB);
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
834 const float Scale = 1.0f / MBFI->getEntryFreq();
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
835 return (isDef + isUse) * (Freq.getFrequency() * Scale);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
836 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
837
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
838 LiveRange::Segment
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
839 LiveIntervals::addSegmentToEndOfBlock(unsigned reg, MachineInstr &startInst) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
840 LiveInterval& Interval = createEmptyInterval(reg);
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
841 VNInfo *VN = Interval.getNextValue(
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
842 SlotIndex(getInstructionIndex(startInst).getRegSlot()),
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
843 getVNInfoAllocator());
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
844 LiveRange::Segment S(SlotIndex(getInstructionIndex(startInst).getRegSlot()),
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
845 getMBBEndIdx(startInst.getParent()), VN);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
846 Interval.addSegment(S);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
847
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
848 return S;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
849 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
850
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
851 //===----------------------------------------------------------------------===//
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
852 // Register mask functions
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
853 //===----------------------------------------------------------------------===//
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
854
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
855 bool LiveIntervals::checkRegMaskInterference(LiveInterval &LI,
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
856 BitVector &UsableRegs) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
857 if (LI.empty())
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
858 return false;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
859 LiveInterval::iterator LiveI = LI.begin(), LiveE = LI.end();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
860
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
861 // Use a smaller arrays for local live ranges.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
862 ArrayRef<SlotIndex> Slots;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
863 ArrayRef<const uint32_t*> Bits;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
864 if (MachineBasicBlock *MBB = intervalIsInOneMBB(LI)) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
865 Slots = getRegMaskSlotsInBlock(MBB->getNumber());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
866 Bits = getRegMaskBitsInBlock(MBB->getNumber());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
867 } else {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
868 Slots = getRegMaskSlots();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
869 Bits = getRegMaskBits();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
870 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
871
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
872 // We are going to enumerate all the register mask slots contained in LI.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
873 // Start with a binary search of RegMaskSlots to find a starting point.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
874 ArrayRef<SlotIndex>::iterator SlotI =
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
875 std::lower_bound(Slots.begin(), Slots.end(), LiveI->start);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
876 ArrayRef<SlotIndex>::iterator SlotE = Slots.end();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
877
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
878 // No slots in range, LI begins after the last call.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
879 if (SlotI == SlotE)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
880 return false;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
881
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
882 bool Found = false;
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
883 while (true) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
884 assert(*SlotI >= LiveI->start);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
885 // Loop over all slots overlapping this segment.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
886 while (*SlotI < LiveI->end) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
887 // *SlotI overlaps LI. Collect mask bits.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
888 if (!Found) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
889 // This is the first overlap. Initialize UsableRegs to all ones.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
890 UsableRegs.clear();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
891 UsableRegs.resize(TRI->getNumRegs(), true);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
892 Found = true;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
893 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
894 // Remove usable registers clobbered by this mask.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
895 UsableRegs.clearBitsNotInMask(Bits[SlotI-Slots.begin()]);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
896 if (++SlotI == SlotE)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
897 return Found;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
898 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
899 // *SlotI is beyond the current LI segment.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
900 LiveI = LI.advanceTo(LiveI, *SlotI);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
901 if (LiveI == LiveE)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
902 return Found;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
903 // Advance SlotI until it overlaps.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
904 while (*SlotI < LiveI->start)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
905 if (++SlotI == SlotE)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
906 return Found;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
907 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
908 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
909
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
910 //===----------------------------------------------------------------------===//
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
911 // IntervalUpdate class.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
912 //===----------------------------------------------------------------------===//
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
913
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
914 /// Toolkit used by handleMove to trim or extend live intervals.
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
915 class LiveIntervals::HMEditor {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
916 private:
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
917 LiveIntervals& LIS;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
918 const MachineRegisterInfo& MRI;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
919 const TargetRegisterInfo& TRI;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
920 SlotIndex OldIdx;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
921 SlotIndex NewIdx;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
922 SmallPtrSet<LiveRange*, 8> Updated;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
923 bool UpdateFlags;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
924
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
925 public:
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
926 HMEditor(LiveIntervals& LIS, const MachineRegisterInfo& MRI,
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
927 const TargetRegisterInfo& TRI,
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
928 SlotIndex OldIdx, SlotIndex NewIdx, bool UpdateFlags)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
929 : LIS(LIS), MRI(MRI), TRI(TRI), OldIdx(OldIdx), NewIdx(NewIdx),
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
930 UpdateFlags(UpdateFlags) {}
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
931
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
932 // FIXME: UpdateFlags is a workaround that creates live intervals for all
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
933 // physregs, even those that aren't needed for regalloc, in order to update
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
934 // kill flags. This is wasteful. Eventually, LiveVariables will strip all kill
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
935 // flags, and postRA passes will use a live register utility instead.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
936 LiveRange *getRegUnitLI(unsigned Unit) {
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
937 if (UpdateFlags && !MRI.isReservedRegUnit(Unit))
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
938 return &LIS.getRegUnit(Unit);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
939 return LIS.getCachedRegUnit(Unit);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
940 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
941
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
942 /// Update all live ranges touched by MI, assuming a move from OldIdx to
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
943 /// NewIdx.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
944 void updateAllRanges(MachineInstr *MI) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
945 DEBUG(dbgs() << "handleMove " << OldIdx << " -> " << NewIdx << ": " << *MI);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
946 bool hasRegMask = false;
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
947 for (MachineOperand &MO : MI->operands()) {
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
948 if (MO.isRegMask())
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
949 hasRegMask = true;
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
950 if (!MO.isReg())
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
951 continue;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
952 if (MO.isUse()) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
953 if (!MO.readsReg())
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
954 continue;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
955 // Aggressively clear all kill flags.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
956 // They are reinserted by VirtRegRewriter.
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
957 MO.setIsKill(false);
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
958 }
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
959
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
960 unsigned Reg = MO.getReg();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
961 if (!Reg)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
962 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
963 if (TargetRegisterInfo::isVirtualRegister(Reg)) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
964 LiveInterval &LI = LIS.getInterval(Reg);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
965 if (LI.hasSubRanges()) {
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
966 unsigned SubReg = MO.getSubReg();
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
967 LaneBitmask LaneMask = SubReg ? TRI.getSubRegIndexLaneMask(SubReg)
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
968 : MRI.getMaxLaneMaskForVReg(Reg);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
969 for (LiveInterval::SubRange &S : LI.subranges()) {
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
970 if ((S.LaneMask & LaneMask).none())
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
971 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
972 updateRange(S, Reg, S.LaneMask);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
973 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
974 }
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
975 updateRange(LI, Reg, LaneBitmask::getNone());
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
976 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
977 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
978
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
979 // For physregs, only update the regunits that actually have a
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
980 // precomputed live range.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
981 for (MCRegUnitIterator Units(Reg, &TRI); Units.isValid(); ++Units)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
982 if (LiveRange *LR = getRegUnitLI(*Units))
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
983 updateRange(*LR, *Units, LaneBitmask::getNone());
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
984 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
985 if (hasRegMask)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
986 updateRegMaskSlots();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
987 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
988
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
989 private:
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
990 /// Update a single live range, assuming an instruction has been moved from
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
991 /// OldIdx to NewIdx.
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
992 void updateRange(LiveRange &LR, unsigned Reg, LaneBitmask LaneMask) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
993 if (!Updated.insert(&LR).second)
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
994 return;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
995 DEBUG({
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
996 dbgs() << " ";
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
997 if (TargetRegisterInfo::isVirtualRegister(Reg)) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
998 dbgs() << PrintReg(Reg);
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
999 if (LaneMask.any())
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1000 dbgs() << " L" << PrintLaneMask(LaneMask);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1001 } else {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1002 dbgs() << PrintRegUnit(Reg, &TRI);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1003 }
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1004 dbgs() << ":\t" << LR << '\n';
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1005 });
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1006 if (SlotIndex::isEarlierInstr(OldIdx, NewIdx))
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1007 handleMoveDown(LR);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1008 else
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1009 handleMoveUp(LR, Reg, LaneMask);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1010 DEBUG(dbgs() << " -->\t" << LR << '\n');
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1011 LR.verify();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1012 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1013
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1014 /// Update LR to reflect an instruction has been moved downwards from OldIdx
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1015 /// to NewIdx (OldIdx < NewIdx).
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1016 void handleMoveDown(LiveRange &LR) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1017 LiveRange::iterator E = LR.end();
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1018 // Segment going into OldIdx.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1019 LiveRange::iterator OldIdxIn = LR.find(OldIdx.getBaseIndex());
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1020
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1021 // No value live before or after OldIdx? Nothing to do.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1022 if (OldIdxIn == E || SlotIndex::isEarlierInstr(OldIdx, OldIdxIn->start))
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1023 return;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1024
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1025 LiveRange::iterator OldIdxOut;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1026 // Do we have a value live-in to OldIdx?
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1027 if (SlotIndex::isEarlierInstr(OldIdxIn->start, OldIdx)) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1028 // If the live-in value already extends to NewIdx, there is nothing to do.
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1029 if (SlotIndex::isEarlierEqualInstr(NewIdx, OldIdxIn->end))
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1030 return;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1031 // Aggressively remove all kill flags from the old kill point.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1032 // Kill flags shouldn't be used while live intervals exist, they will be
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1033 // reinserted by VirtRegRewriter.
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1034 if (MachineInstr *KillMI = LIS.getInstructionFromIndex(OldIdxIn->end))
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1035 for (MIBundleOperands MO(*KillMI); MO.isValid(); ++MO)
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1036 if (MO->isReg() && MO->isUse())
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1037 MO->setIsKill(false);
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1038
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1039 // Is there a def before NewIdx which is not OldIdx?
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1040 LiveRange::iterator Next = std::next(OldIdxIn);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1041 if (Next != E && !SlotIndex::isSameInstr(OldIdx, Next->start) &&
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1042 SlotIndex::isEarlierInstr(Next->start, NewIdx)) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1043 // If we are here then OldIdx was just a use but not a def. We only have
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1044 // to ensure liveness extends to NewIdx.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1045 LiveRange::iterator NewIdxIn =
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1046 LR.advanceTo(Next, NewIdx.getBaseIndex());
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1047 // Extend the segment before NewIdx if necessary.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1048 if (NewIdxIn == E ||
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1049 !SlotIndex::isEarlierInstr(NewIdxIn->start, NewIdx)) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1050 LiveRange::iterator Prev = std::prev(NewIdxIn);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1051 Prev->end = NewIdx.getRegSlot();
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1052 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1053 // Extend OldIdxIn.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1054 OldIdxIn->end = Next->start;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1055 return;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1056 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1057
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1058 // Adjust OldIdxIn->end to reach NewIdx. This may temporarily make LR
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1059 // invalid by overlapping ranges.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1060 bool isKill = SlotIndex::isSameInstr(OldIdx, OldIdxIn->end);
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1061 OldIdxIn->end = NewIdx.getRegSlot(OldIdxIn->end.isEarlyClobber());
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1062 // If this was not a kill, then there was no def and we're done.
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1063 if (!isKill)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1064 return;
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1065
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1066 // Did we have a Def at OldIdx?
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1067 OldIdxOut = Next;
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1068 if (OldIdxOut == E || !SlotIndex::isSameInstr(OldIdx, OldIdxOut->start))
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1069 return;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1070 } else {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1071 OldIdxOut = OldIdxIn;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1072 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1073
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1074 // If we are here then there is a Definition at OldIdx. OldIdxOut points
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1075 // to the segment starting there.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1076 assert(OldIdxOut != E && SlotIndex::isSameInstr(OldIdx, OldIdxOut->start) &&
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1077 "No def?");
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1078 VNInfo *OldIdxVNI = OldIdxOut->valno;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1079 assert(OldIdxVNI->def == OldIdxOut->start && "Inconsistent def");
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1080
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1081 // If the defined value extends beyond NewIdx, just move the beginning
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1082 // of the segment to NewIdx.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1083 SlotIndex NewIdxDef = NewIdx.getRegSlot(OldIdxOut->start.isEarlyClobber());
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1084 if (SlotIndex::isEarlierInstr(NewIdxDef, OldIdxOut->end)) {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1085 OldIdxVNI->def = NewIdxDef;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1086 OldIdxOut->start = OldIdxVNI->def;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1087 return;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1088 }
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1089
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1090 // If we are here then we have a Definition at OldIdx which ends before
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1091 // NewIdx.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1092
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1093 // Is there an existing Def at NewIdx?
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1094 LiveRange::iterator AfterNewIdx
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1095 = LR.advanceTo(OldIdxOut, NewIdx.getRegSlot());
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1096 bool OldIdxDefIsDead = OldIdxOut->end.isDead();
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1097 if (!OldIdxDefIsDead &&
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1098 SlotIndex::isEarlierInstr(OldIdxOut->end, NewIdxDef)) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1099 // OldIdx is not a dead def, and NewIdxDef is inside a new interval.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1100 VNInfo *DefVNI;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1101 if (OldIdxOut != LR.begin() &&
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1102 !SlotIndex::isEarlierInstr(std::prev(OldIdxOut)->end,
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1103 OldIdxOut->start)) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1104 // There is no gap between OldIdxOut and its predecessor anymore,
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1105 // merge them.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1106 LiveRange::iterator IPrev = std::prev(OldIdxOut);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1107 DefVNI = OldIdxVNI;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1108 IPrev->end = OldIdxOut->end;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1109 } else {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1110 // The value is live in to OldIdx
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1111 LiveRange::iterator INext = std::next(OldIdxOut);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1112 assert(INext != E && "Must have following segment");
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1113 // We merge OldIdxOut and its successor. As we're dealing with subreg
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1114 // reordering, there is always a successor to OldIdxOut in the same BB
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1115 // We don't need INext->valno anymore and will reuse for the new segment
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1116 // we create later.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1117 DefVNI = OldIdxVNI;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1118 INext->start = OldIdxOut->end;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1119 INext->valno->def = INext->start;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1120 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1121 // If NewIdx is behind the last segment, extend that and append a new one.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1122 if (AfterNewIdx == E) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1123 // OldIdxOut is undef at this point, Slide (OldIdxOut;AfterNewIdx] up
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1124 // one position.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1125 // |- ?/OldIdxOut -| |- X0 -| ... |- Xn -| end
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1126 // => |- X0/OldIdxOut -| ... |- Xn -| |- undef/NewS -| end
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1127 std::copy(std::next(OldIdxOut), E, OldIdxOut);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1128 // The last segment is undefined now, reuse it for a dead def.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1129 LiveRange::iterator NewSegment = std::prev(E);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1130 *NewSegment = LiveRange::Segment(NewIdxDef, NewIdxDef.getDeadSlot(),
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1131 DefVNI);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1132 DefVNI->def = NewIdxDef;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1133
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1134 LiveRange::iterator Prev = std::prev(NewSegment);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1135 Prev->end = NewIdxDef;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1136 } else {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1137 // OldIdxOut is undef at this point, Slide (OldIdxOut;AfterNewIdx] up
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1138 // one position.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1139 // |- ?/OldIdxOut -| |- X0 -| ... |- Xn/AfterNewIdx -| |- Next -|
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1140 // => |- X0/OldIdxOut -| ... |- Xn -| |- Xn/AfterNewIdx -| |- Next -|
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1141 std::copy(std::next(OldIdxOut), std::next(AfterNewIdx), OldIdxOut);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1142 LiveRange::iterator Prev = std::prev(AfterNewIdx);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1143 // We have two cases:
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1144 if (SlotIndex::isEarlierInstr(Prev->start, NewIdxDef)) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1145 // Case 1: NewIdx is inside a liverange. Split this liverange at
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1146 // NewIdxDef into the segment "Prev" followed by "NewSegment".
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1147 LiveRange::iterator NewSegment = AfterNewIdx;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1148 *NewSegment = LiveRange::Segment(NewIdxDef, Prev->end, Prev->valno);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1149 Prev->valno->def = NewIdxDef;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1150
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1151 *Prev = LiveRange::Segment(Prev->start, NewIdxDef, DefVNI);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1152 DefVNI->def = Prev->start;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1153 } else {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1154 // Case 2: NewIdx is in a lifetime hole. Keep AfterNewIdx as is and
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1155 // turn Prev into a segment from NewIdx to AfterNewIdx->start.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1156 *Prev = LiveRange::Segment(NewIdxDef, AfterNewIdx->start, DefVNI);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1157 DefVNI->def = NewIdxDef;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1158 assert(DefVNI != AfterNewIdx->valno);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1159 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1160 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1161 return;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1162 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1163
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1164 if (AfterNewIdx != E &&
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1165 SlotIndex::isSameInstr(AfterNewIdx->start, NewIdxDef)) {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1166 // There is an existing def at NewIdx. The def at OldIdx is coalesced into
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1167 // that value.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1168 assert(AfterNewIdx->valno != OldIdxVNI && "Multiple defs of value?");
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1169 LR.removeValNo(OldIdxVNI);
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1170 } else {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1171 // There was no existing def at NewIdx. We need to create a dead def
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1172 // at NewIdx. Shift segments over the old OldIdxOut segment, this frees
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1173 // a new segment at the place where we want to construct the dead def.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1174 // |- OldIdxOut -| |- X0 -| ... |- Xn -| |- AfterNewIdx -|
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1175 // => |- X0/OldIdxOut -| ... |- Xn -| |- undef/NewS. -| |- AfterNewIdx -|
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1176 assert(AfterNewIdx != OldIdxOut && "Inconsistent iterators");
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1177 std::copy(std::next(OldIdxOut), AfterNewIdx, OldIdxOut);
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1178 // We can reuse OldIdxVNI now.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1179 LiveRange::iterator NewSegment = std::prev(AfterNewIdx);
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1180 VNInfo *NewSegmentVNI = OldIdxVNI;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1181 NewSegmentVNI->def = NewIdxDef;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1182 *NewSegment = LiveRange::Segment(NewIdxDef, NewIdxDef.getDeadSlot(),
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1183 NewSegmentVNI);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1184 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1185 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1186
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1187 /// Update LR to reflect an instruction has been moved upwards from OldIdx
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1188 /// to NewIdx (NewIdx < OldIdx).
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1189 void handleMoveUp(LiveRange &LR, unsigned Reg, LaneBitmask LaneMask) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1190 LiveRange::iterator E = LR.end();
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1191 // Segment going into OldIdx.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1192 LiveRange::iterator OldIdxIn = LR.find(OldIdx.getBaseIndex());
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1193
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1194 // No value live before or after OldIdx? Nothing to do.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1195 if (OldIdxIn == E || SlotIndex::isEarlierInstr(OldIdx, OldIdxIn->start))
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1196 return;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1197
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1198 LiveRange::iterator OldIdxOut;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1199 // Do we have a value live-in to OldIdx?
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1200 if (SlotIndex::isEarlierInstr(OldIdxIn->start, OldIdx)) {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1201 // If the live-in value isn't killed here, then we have no Def at
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1202 // OldIdx, moreover the value must be live at NewIdx so there is nothing
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1203 // to do.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1204 bool isKill = SlotIndex::isSameInstr(OldIdx, OldIdxIn->end);
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1205 if (!isKill)
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1206 return;
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1207
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1208 // At this point we have to move OldIdxIn->end back to the nearest
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1209 // previous use or (dead-)def but no further than NewIdx.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1210 SlotIndex DefBeforeOldIdx
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1211 = std::max(OldIdxIn->start.getDeadSlot(),
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1212 NewIdx.getRegSlot(OldIdxIn->end.isEarlyClobber()));
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1213 OldIdxIn->end = findLastUseBefore(DefBeforeOldIdx, Reg, LaneMask);
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1214
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1215 // Did we have a Def at OldIdx? If not we are done now.
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1216 OldIdxOut = std::next(OldIdxIn);
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1217 if (OldIdxOut == E || !SlotIndex::isSameInstr(OldIdx, OldIdxOut->start))
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1218 return;
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1219 } else {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1220 OldIdxOut = OldIdxIn;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1221 OldIdxIn = OldIdxOut != LR.begin() ? std::prev(OldIdxOut) : E;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1222 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1223
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1224 // If we are here then there is a Definition at OldIdx. OldIdxOut points
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1225 // to the segment starting there.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1226 assert(OldIdxOut != E && SlotIndex::isSameInstr(OldIdx, OldIdxOut->start) &&
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1227 "No def?");
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1228 VNInfo *OldIdxVNI = OldIdxOut->valno;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1229 assert(OldIdxVNI->def == OldIdxOut->start && "Inconsistent def");
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1230 bool OldIdxDefIsDead = OldIdxOut->end.isDead();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1231
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1232 // Is there an existing def at NewIdx?
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1233 SlotIndex NewIdxDef = NewIdx.getRegSlot(OldIdxOut->start.isEarlyClobber());
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1234 LiveRange::iterator NewIdxOut = LR.find(NewIdx.getRegSlot());
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1235 if (SlotIndex::isSameInstr(NewIdxOut->start, NewIdx)) {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1236 assert(NewIdxOut->valno != OldIdxVNI &&
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1237 "Same value defined more than once?");
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1238 // If OldIdx was a dead def remove it.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1239 if (!OldIdxDefIsDead) {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1240 // Remove segment starting at NewIdx and move begin of OldIdxOut to
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1241 // NewIdx so it can take its place.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1242 OldIdxVNI->def = NewIdxDef;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1243 OldIdxOut->start = NewIdxDef;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1244 LR.removeValNo(NewIdxOut->valno);
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1245 } else {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1246 // Simply remove the dead def at OldIdx.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1247 LR.removeValNo(OldIdxVNI);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1248 }
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1249 } else {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1250 // Previously nothing was live after NewIdx, so all we have to do now is
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1251 // move the begin of OldIdxOut to NewIdx.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1252 if (!OldIdxDefIsDead) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1253 // Do we have any intermediate Defs between OldIdx and NewIdx?
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1254 if (OldIdxIn != E &&
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1255 SlotIndex::isEarlierInstr(NewIdxDef, OldIdxIn->start)) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1256 // OldIdx is not a dead def and NewIdx is before predecessor start.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1257 LiveRange::iterator NewIdxIn = NewIdxOut;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1258 assert(NewIdxIn == LR.find(NewIdx.getBaseIndex()));
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1259 const SlotIndex SplitPos = NewIdxDef;
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1260 OldIdxVNI = OldIdxIn->valno;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1261
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1262 // Merge the OldIdxIn and OldIdxOut segments into OldIdxOut.
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1263 OldIdxOut->valno->def = OldIdxIn->start;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1264 *OldIdxOut = LiveRange::Segment(OldIdxIn->start, OldIdxOut->end,
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1265 OldIdxOut->valno);
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1266 // OldIdxIn and OldIdxVNI are now undef and can be overridden.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1267 // We Slide [NewIdxIn, OldIdxIn) down one position.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1268 // |- X0/NewIdxIn -| ... |- Xn-1 -||- Xn/OldIdxIn -||- OldIdxOut -|
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1269 // => |- undef/NexIdxIn -| |- X0 -| ... |- Xn-1 -| |- Xn/OldIdxOut -|
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1270 std::copy_backward(NewIdxIn, OldIdxIn, OldIdxOut);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1271 // NewIdxIn is now considered undef so we can reuse it for the moved
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1272 // value.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1273 LiveRange::iterator NewSegment = NewIdxIn;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1274 LiveRange::iterator Next = std::next(NewSegment);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1275 if (SlotIndex::isEarlierInstr(Next->start, NewIdx)) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1276 // There is no gap between NewSegment and its predecessor.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1277 *NewSegment = LiveRange::Segment(Next->start, SplitPos,
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1278 Next->valno);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1279 *Next = LiveRange::Segment(SplitPos, Next->end, OldIdxVNI);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1280 Next->valno->def = SplitPos;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1281 } else {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1282 // There is a gap between NewSegment and its predecessor
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1283 // Value becomes live in.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1284 *NewSegment = LiveRange::Segment(SplitPos, Next->start, OldIdxVNI);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1285 NewSegment->valno->def = SplitPos;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1286 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1287 } else {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1288 // Leave the end point of a live def.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1289 OldIdxOut->start = NewIdxDef;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1290 OldIdxVNI->def = NewIdxDef;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1291 if (OldIdxIn != E && SlotIndex::isEarlierInstr(NewIdx, OldIdxIn->end))
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1292 OldIdxIn->end = NewIdx.getRegSlot();
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1293 }
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1294 } else {
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1295 // OldIdxVNI is a dead def. It may have been moved across other values
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1296 // in LR, so move OldIdxOut up to NewIdxOut. Slide [NewIdxOut;OldIdxOut)
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1297 // down one position.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1298 // |- X0/NewIdxOut -| ... |- Xn-1 -| |- Xn/OldIdxOut -| |- next - |
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1299 // => |- undef/NewIdxOut -| |- X0 -| ... |- Xn-1 -| |- next -|
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1300 std::copy_backward(NewIdxOut, OldIdxOut, std::next(OldIdxOut));
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1301 // OldIdxVNI can be reused now to build a new dead def segment.
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1302 LiveRange::iterator NewSegment = NewIdxOut;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1303 VNInfo *NewSegmentVNI = OldIdxVNI;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1304 *NewSegment = LiveRange::Segment(NewIdxDef, NewIdxDef.getDeadSlot(),
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1305 NewSegmentVNI);
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1306 NewSegmentVNI->def = NewIdxDef;
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1307 }
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1308 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1309 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1310
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1311 void updateRegMaskSlots() {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1312 SmallVectorImpl<SlotIndex>::iterator RI =
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1313 std::lower_bound(LIS.RegMaskSlots.begin(), LIS.RegMaskSlots.end(),
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1314 OldIdx);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1315 assert(RI != LIS.RegMaskSlots.end() && *RI == OldIdx.getRegSlot() &&
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1316 "No RegMask at OldIdx.");
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1317 *RI = NewIdx.getRegSlot();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1318 assert((RI == LIS.RegMaskSlots.begin() ||
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
1319 SlotIndex::isEarlierInstr(*std::prev(RI), *RI)) &&
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
1320 "Cannot move regmask instruction above another call");
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
1321 assert((std::next(RI) == LIS.RegMaskSlots.end() ||
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
1322 SlotIndex::isEarlierInstr(*RI, *std::next(RI))) &&
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
1323 "Cannot move regmask instruction below another call");
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1324 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1325
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1326 // Return the last use of reg between NewIdx and OldIdx.
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1327 SlotIndex findLastUseBefore(SlotIndex Before, unsigned Reg,
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1328 LaneBitmask LaneMask) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1329 if (TargetRegisterInfo::isVirtualRegister(Reg)) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1330 SlotIndex LastUse = Before;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1331 for (MachineOperand &MO : MRI.use_nodbg_operands(Reg)) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1332 if (MO.isUndef())
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1333 continue;
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1334 unsigned SubReg = MO.getSubReg();
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1335 if (SubReg != 0 && LaneMask.any()
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1336 && (TRI.getSubRegIndexLaneMask(SubReg) & LaneMask).none())
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1337 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1338
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1339 const MachineInstr &MI = *MO.getParent();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1340 SlotIndex InstSlot = LIS.getSlotIndexes()->getInstructionIndex(MI);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1341 if (InstSlot > LastUse && InstSlot < OldIdx)
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1342 LastUse = InstSlot.getRegSlot();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1343 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1344 return LastUse;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1345 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1346
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1347 // This is a regunit interval, so scanning the use list could be very
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1348 // expensive. Scan upwards from OldIdx instead.
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1349 assert(Before < OldIdx && "Expected upwards move");
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1350 SlotIndexes *Indexes = LIS.getSlotIndexes();
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1351 MachineBasicBlock *MBB = Indexes->getMBBFromIndex(Before);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1352
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1353 // OldIdx may not correspond to an instruction any longer, so set MII to
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1354 // point to the next instruction after OldIdx, or MBB->end().
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1355 MachineBasicBlock::iterator MII = MBB->end();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1356 if (MachineInstr *MI = Indexes->getInstructionFromIndex(
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1357 Indexes->getNextNonNullIndex(OldIdx)))
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1358 if (MI->getParent() == MBB)
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1359 MII = MI;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1360
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1361 MachineBasicBlock::iterator Begin = MBB->begin();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1362 while (MII != Begin) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1363 if ((--MII)->isDebugValue())
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1364 continue;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1365 SlotIndex Idx = Indexes->getInstructionIndex(*MII);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1366
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1367 // Stop searching when Before is reached.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1368 if (!SlotIndex::isEarlierInstr(Before, Idx))
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1369 return Before;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1370
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1371 // Check if MII uses Reg.
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1372 for (MIBundleOperands MO(*MII); MO.isValid(); ++MO)
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1373 if (MO->isReg() && !MO->isUndef() &&
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1374 TargetRegisterInfo::isPhysicalRegister(MO->getReg()) &&
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1375 TRI.hasRegUnit(MO->getReg(), Reg))
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1376 return Idx.getRegSlot();
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1377 }
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1378 // Didn't reach Before. It must be the first instruction in the block.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1379 return Before;
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1380 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1381 };
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1382
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1383 void LiveIntervals::handleMove(MachineInstr &MI, bool UpdateFlags) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1384 assert(!MI.isBundled() && "Can't handle bundled instructions yet.");
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1385 SlotIndex OldIndex = Indexes->getInstructionIndex(MI);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1386 Indexes->removeMachineInstrFromMaps(MI);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1387 SlotIndex NewIndex = Indexes->insertMachineInstrInMaps(MI);
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1388 assert(getMBBStartIdx(MI.getParent()) <= OldIndex &&
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1389 OldIndex < getMBBEndIdx(MI.getParent()) &&
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1390 "Cannot handle moves across basic block boundaries.");
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1391
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1392 HMEditor HME(*this, *MRI, *TRI, OldIndex, NewIndex, UpdateFlags);
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1393 HME.updateAllRanges(&MI);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1394 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1395
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1396 void LiveIntervals::handleMoveIntoBundle(MachineInstr &MI,
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1397 MachineInstr &BundleStart,
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1398 bool UpdateFlags) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1399 SlotIndex OldIndex = Indexes->getInstructionIndex(MI);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1400 SlotIndex NewIndex = Indexes->getInstructionIndex(BundleStart);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1401 HMEditor HME(*this, *MRI, *TRI, OldIndex, NewIndex, UpdateFlags);
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1402 HME.updateAllRanges(&MI);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1403 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1404
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1405 void LiveIntervals::repairOldRegInRange(const MachineBasicBlock::iterator Begin,
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1406 const MachineBasicBlock::iterator End,
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1407 const SlotIndex endIdx,
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1408 LiveRange &LR, const unsigned Reg,
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1409 LaneBitmask LaneMask) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1410 LiveInterval::iterator LII = LR.find(endIdx);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1411 SlotIndex lastUseIdx;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1412 if (LII == LR.begin()) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1413 // This happens when the function is called for a subregister that only
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1414 // occurs _after_ the range that is to be repaired.
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1415 return;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1416 }
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1417 if (LII != LR.end() && LII->start < endIdx)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1418 lastUseIdx = LII->end;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1419 else
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1420 --LII;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1421
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1422 for (MachineBasicBlock::iterator I = End; I != Begin;) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1423 --I;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1424 MachineInstr &MI = *I;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1425 if (MI.isDebugValue())
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1426 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1427
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1428 SlotIndex instrIdx = getInstructionIndex(MI);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1429 bool isStartValid = getInstructionFromIndex(LII->start);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1430 bool isEndValid = getInstructionFromIndex(LII->end);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1431
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1432 // FIXME: This doesn't currently handle early-clobber or multiple removed
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1433 // defs inside of the region to repair.
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1434 for (MachineInstr::mop_iterator OI = MI.operands_begin(),
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1435 OE = MI.operands_end();
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1436 OI != OE; ++OI) {
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1437 const MachineOperand &MO = *OI;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1438 if (!MO.isReg() || MO.getReg() != Reg)
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1439 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1440
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1441 unsigned SubReg = MO.getSubReg();
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1442 LaneBitmask Mask = TRI->getSubRegIndexLaneMask(SubReg);
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1443 if ((Mask & LaneMask).none())
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1444 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1445
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1446 if (MO.isDef()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1447 if (!isStartValid) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1448 if (LII->end.isDead()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1449 SlotIndex prevStart;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1450 if (LII != LR.begin())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1451 prevStart = std::prev(LII)->start;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1452
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1453 // FIXME: This could be more efficient if there was a
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1454 // removeSegment method that returned an iterator.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1455 LR.removeSegment(*LII, true);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1456 if (prevStart.isValid())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1457 LII = LR.find(prevStart);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1458 else
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1459 LII = LR.begin();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1460 } else {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1461 LII->start = instrIdx.getRegSlot();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1462 LII->valno->def = instrIdx.getRegSlot();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1463 if (MO.getSubReg() && !MO.isUndef())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1464 lastUseIdx = instrIdx.getRegSlot();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1465 else
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1466 lastUseIdx = SlotIndex();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1467 continue;
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1468 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1469 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1470
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1471 if (!lastUseIdx.isValid()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1472 VNInfo *VNI = LR.getNextValue(instrIdx.getRegSlot(), VNInfoAllocator);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1473 LiveRange::Segment S(instrIdx.getRegSlot(),
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1474 instrIdx.getDeadSlot(), VNI);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1475 LII = LR.addSegment(S);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1476 } else if (LII->start != instrIdx.getRegSlot()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1477 VNInfo *VNI = LR.getNextValue(instrIdx.getRegSlot(), VNInfoAllocator);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1478 LiveRange::Segment S(instrIdx.getRegSlot(), lastUseIdx, VNI);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1479 LII = LR.addSegment(S);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1480 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1481
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1482 if (MO.getSubReg() && !MO.isUndef())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1483 lastUseIdx = instrIdx.getRegSlot();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1484 else
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1485 lastUseIdx = SlotIndex();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1486 } else if (MO.isUse()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1487 // FIXME: This should probably be handled outside of this branch,
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1488 // either as part of the def case (for defs inside of the region) or
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1489 // after the loop over the region.
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1490 if (!isEndValid && !LII->end.isBlock())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1491 LII->end = instrIdx.getRegSlot();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1492 if (!lastUseIdx.isValid())
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1493 lastUseIdx = instrIdx.getRegSlot();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1494 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1495 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1496 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1497 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1498
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1499 void
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1500 LiveIntervals::repairIntervalsInRange(MachineBasicBlock *MBB,
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1501 MachineBasicBlock::iterator Begin,
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1502 MachineBasicBlock::iterator End,
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1503 ArrayRef<unsigned> OrigRegs) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1504 // Find anchor points, which are at the beginning/end of blocks or at
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1505 // instructions that already have indexes.
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1506 while (Begin != MBB->begin() && !Indexes->hasIndex(*Begin))
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1507 --Begin;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1508 while (End != MBB->end() && !Indexes->hasIndex(*End))
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1509 ++End;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1510
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1511 SlotIndex endIdx;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1512 if (End == MBB->end())
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1513 endIdx = getMBBEndIdx(MBB).getPrevSlot();
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1514 else
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1515 endIdx = getInstructionIndex(*End);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1516
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1517 Indexes->repairIndexesInRange(MBB, Begin, End);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1518
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1519 for (MachineBasicBlock::iterator I = End; I != Begin;) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1520 --I;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1521 MachineInstr &MI = *I;
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1522 if (MI.isDebugValue())
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1523 continue;
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1524 for (MachineInstr::const_mop_iterator MOI = MI.operands_begin(),
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1525 MOE = MI.operands_end();
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1526 MOI != MOE; ++MOI) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1527 if (MOI->isReg() &&
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1528 TargetRegisterInfo::isVirtualRegister(MOI->getReg()) &&
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1529 !hasInterval(MOI->getReg())) {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1530 createAndComputeVirtRegInterval(MOI->getReg());
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1531 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1532 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1533 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1534
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1535 for (unsigned Reg : OrigRegs) {
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1536 if (!TargetRegisterInfo::isVirtualRegister(Reg))
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1537 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1538
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1539 LiveInterval &LI = getInterval(Reg);
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1540 // FIXME: Should we support undefs that gain defs?
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1541 if (!LI.hasAtLeastOneValue())
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1542 continue;
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1543
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1544 for (LiveInterval::SubRange &S : LI.subranges())
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1545 repairOldRegInRange(Begin, End, endIdx, S, Reg, S.LaneMask);
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1546
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1547 repairOldRegInRange(Begin, End, endIdx, LI, Reg);
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1548 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1549 }
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1550
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1551 void LiveIntervals::removePhysRegDefAt(unsigned Reg, SlotIndex Pos) {
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1552 for (MCRegUnitIterator Unit(Reg, TRI); Unit.isValid(); ++Unit) {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1553 if (LiveRange *LR = getCachedRegUnit(*Unit))
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1554 if (VNInfo *VNI = LR->getVNInfoAt(Pos))
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1555 LR->removeValNo(VNI);
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1556 }
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
1557 }
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1558
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1559 void LiveIntervals::removeVRegDefAt(LiveInterval &LI, SlotIndex Pos) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1560 // LI may not have the main range computed yet, but its subranges may
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1561 // be present.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1562 VNInfo *VNI = LI.getVNInfoAt(Pos);
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1563 if (VNI != nullptr) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1564 assert(VNI->def.getBaseIndex() == Pos.getBaseIndex());
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1565 LI.removeValNo(VNI);
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1566 }
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1567
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1568 // Also remove the value defined in subranges.
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1569 for (LiveInterval::SubRange &S : LI.subranges()) {
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1570 if (VNInfo *SVNI = S.getVNInfoAt(Pos))
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1571 if (SVNI->def.getBaseIndex() == Pos.getBaseIndex())
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1572 S.removeValNo(SVNI);
83
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1573 }
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1574 LI.removeEmptySubRanges();
60c9769439b8 LLVM 3.7
Tatsuki IHA <e125716@ie.u-ryukyu.ac.jp>
parents: 77
diff changeset
1575 }
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1576
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1577 void LiveIntervals::splitSeparateComponents(LiveInterval &LI,
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1578 SmallVectorImpl<LiveInterval*> &SplitLIs) {
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1579 ConnectedVNInfoEqClasses ConEQ(*this);
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1580 unsigned NumComp = ConEQ.Classify(LI);
95
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1581 if (NumComp <= 1)
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1582 return;
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1583 DEBUG(dbgs() << " Split " << NumComp << " components: " << LI << '\n');
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1584 unsigned Reg = LI.reg;
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1585 const TargetRegisterClass *RegClass = MRI->getRegClass(Reg);
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1586 for (unsigned I = 1; I < NumComp; ++I) {
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1587 unsigned NewVReg = MRI->createVirtualRegister(RegClass);
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1588 LiveInterval &NewLI = createEmptyInterval(NewVReg);
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1589 SplitLIs.push_back(&NewLI);
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1590 }
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1591 ConEQ.Distribute(LI, SplitLIs.data(), *MRI);
afa8332a0e37 LLVM 3.8
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 83
diff changeset
1592 }
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1593
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1594 void LiveIntervals::constructMainRangeFromSubranges(LiveInterval &LI) {
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1595 assert(LRCalc && "LRCalc not initialized.");
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1596 LRCalc->reset(MF, getSlotIndexes(), DomTree, &getVNInfoAllocator());
1172e4bd9c6f update 4.0.0
mir3636
parents: 100
diff changeset
1597 LRCalc->constructMainRangeFromSubranges(LI);
100
7d135dc70f03 LLVM 3.9
Miyagi Mitsuki <e135756@ie.u-ryukyu.ac.jp>
parents: 95
diff changeset
1598 }