annotate test/CodeGen/Hexagon/inline-asm-vecpred128.ll @ 121:803732b1fca8

LLVM 5.0
author kono
date Fri, 27 Oct 2017 17:07:41 +0900
parents
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
1 ; RUN: llc -march=hexagon < %s | FileCheck %s
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
2 ; REQUIRES: asserts
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
3
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
4 ; Make sure we can handle the 'q' constraint in the 128-byte mode.
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
5
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
6 target triple = "hexagon"
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
7
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
8 ; CHECK-LABEL: fred
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
9 ; CHECK: if (q{{[0-3]}}) vmem
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
10 define void @fred() #0 {
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
11 tail call void asm sideeffect "if ($0) vmem($1) = $2;", "q,r,v,~{memory}"(<32 x i32> undef, <32 x i32>* undef, <32 x i32> undef) #0
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
12 ret void
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
13 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
14
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
15 attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvx,+hvx-length128b" }