annotate test/CodeGen/X86/sse1.ll @ 121:803732b1fca8

LLVM 5.0
author kono
date Fri, 27 Oct 2017 17:07:41 +0900
parents 1172e4bd9c6f
children 3a76565eade5
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
1 ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
2 ; Tests for SSE1 and below, without SSE2+.
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
3 ; RUN: llc < %s -mtriple=i386-unknown-unknown -mcpu=pentium3 -O3 | FileCheck %s --check-prefix=X32
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
4 ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=-sse2,+sse -O3 | FileCheck %s --check-prefix=X64
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
5
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
6 ; PR7993
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
7 ;define <4 x i32> @test3(<4 x i16> %a) nounwind {
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
8 ; %c = sext <4 x i16> %a to <4 x i32> ; <<4 x i32>> [#uses=1]
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
9 ; ret <4 x i32> %c
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
10 ;}
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
11
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
12 ; This should not emit shuffles to populate the top 2 elements of the 4-element
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
13 ; vector that this ends up returning.
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
14 ; rdar://8368414
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
15 define <2 x float> @test4(<2 x float> %A, <2 x float> %B) nounwind {
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
16 ; X32-LABEL: test4:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
17 ; X32: # BB#0: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
18 ; X32-NEXT: movaps %xmm0, %xmm2
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
19 ; X32-NEXT: shufps {{.*#+}} xmm2 = xmm2[1,1,2,3]
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
20 ; X32-NEXT: addss %xmm1, %xmm0
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
21 ; X32-NEXT: shufps {{.*#+}} xmm1 = xmm1[1,1,2,3]
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
22 ; X32-NEXT: subss %xmm1, %xmm2
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
23 ; X32-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
24 ; X32-NEXT: retl
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
25 ;
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
26 ; X64-LABEL: test4:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
27 ; X64: # BB#0: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
28 ; X64-NEXT: movaps %xmm0, %xmm2
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
29 ; X64-NEXT: shufps {{.*#+}} xmm2 = xmm2[1,1,2,3]
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
30 ; X64-NEXT: addss %xmm1, %xmm0
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
31 ; X64-NEXT: shufps {{.*#+}} xmm1 = xmm1[1,1,2,3]
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
32 ; X64-NEXT: subss %xmm1, %xmm2
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
33 ; X64-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
34 ; X64-NEXT: retq
0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
35 entry:
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
36 %tmp7 = extractelement <2 x float> %A, i32 0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
37 %tmp5 = extractelement <2 x float> %A, i32 1
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
38 %tmp3 = extractelement <2 x float> %B, i32 0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
39 %tmp1 = extractelement <2 x float> %B, i32 1
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
40 %add.r = fadd float %tmp7, %tmp3
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
41 %add.i = fsub float %tmp5, %tmp1
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
42 %tmp11 = insertelement <2 x float> undef, float %add.r, i32 0
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
43 %tmp9 = insertelement <2 x float> %tmp11, float %add.i, i32 1
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
44 ret <2 x float> %tmp9
95c75e76d11b LLVM 3.4
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff changeset
45 }
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
46
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
47 ; We used to get stuck in type legalization for this example when lowering the
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
48 ; vselect. With SSE1 v4f32 is a legal type but v4i1 (or any vector integer type)
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
49 ; is not. We used to ping pong between splitting the vselect for the v4i
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
50 ; condition operand and widening the resulting vselect for the v4f32 result.
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
51 ; PR18036
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
52
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
53 define <4 x float> @vselect(<4 x float>*%p, <4 x i32> %q) {
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
54 ; X32-LABEL: vselect:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
55 ; X32: # BB#0: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
56 ; X32-NEXT: cmpl $0, {{[0-9]+}}(%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
57 ; X32-NEXT: xorps %xmm0, %xmm0
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
58 ; X32-NEXT: je .LBB1_1
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
59 ; X32-NEXT: # BB#2: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
60 ; X32-NEXT: xorps %xmm1, %xmm1
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
61 ; X32-NEXT: cmpl $0, {{[0-9]+}}(%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
62 ; X32-NEXT: jne .LBB1_5
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
63 ; X32-NEXT: .LBB1_4:
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
64 ; X32-NEXT: movss {{.*#+}} xmm2 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
65 ; X32-NEXT: cmpl $0, {{[0-9]+}}(%esp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
66 ; X32-NEXT: jne .LBB1_8
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
67 ; X32-NEXT: .LBB1_7:
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
68 ; X32-NEXT: movss {{.*#+}} xmm3 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
69 ; X32-NEXT: cmpl $0, {{[0-9]+}}(%esp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
70 ; X32-NEXT: unpcklps {{.*#+}} xmm2 = xmm2[0],xmm3[0],xmm2[1],xmm3[1]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
71 ; X32-NEXT: je .LBB1_10
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
72 ; X32-NEXT: jmp .LBB1_11
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
73 ; X32-NEXT: .LBB1_1:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
74 ; X32-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
75 ; X32-NEXT: cmpl $0, {{[0-9]+}}(%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
76 ; X32-NEXT: je .LBB1_4
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
77 ; X32-NEXT: .LBB1_5: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
78 ; X32-NEXT: xorps %xmm2, %xmm2
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
79 ; X32-NEXT: cmpl $0, {{[0-9]+}}(%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
80 ; X32-NEXT: je .LBB1_7
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
81 ; X32-NEXT: .LBB1_8: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
82 ; X32-NEXT: xorps %xmm3, %xmm3
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
83 ; X32-NEXT: cmpl $0, {{[0-9]+}}(%esp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
84 ; X32-NEXT: unpcklps {{.*#+}} xmm2 = xmm2[0],xmm3[0],xmm2[1],xmm3[1]
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
85 ; X32-NEXT: jne .LBB1_11
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
86 ; X32-NEXT: .LBB1_10:
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
87 ; X32-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
88 ; X32-NEXT: .LBB1_11: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
89 ; X32-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
90 ; X32-NEXT: movlhps {{.*#+}} xmm0 = xmm0[0],xmm2[0]
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
91 ; X32-NEXT: retl
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
92 ;
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
93 ; X64-LABEL: vselect:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
94 ; X64: # BB#0: # %entry
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
95 ; X64-NEXT: testl %edx, %edx
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
96 ; X64-NEXT: xorps %xmm0, %xmm0
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
97 ; X64-NEXT: je .LBB1_1
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
98 ; X64-NEXT: # BB#2: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
99 ; X64-NEXT: xorps %xmm1, %xmm1
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
100 ; X64-NEXT: testl %ecx, %ecx
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
101 ; X64-NEXT: jne .LBB1_5
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
102 ; X64-NEXT: .LBB1_4:
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
103 ; X64-NEXT: movss {{.*#+}} xmm2 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
104 ; X64-NEXT: testl %r8d, %r8d
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
105 ; X64-NEXT: jne .LBB1_8
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
106 ; X64-NEXT: .LBB1_7:
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
107 ; X64-NEXT: movss {{.*#+}} xmm3 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
108 ; X64-NEXT: testl %esi, %esi
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
109 ; X64-NEXT: unpcklps {{.*#+}} xmm2 = xmm2[0],xmm3[0],xmm2[1],xmm3[1]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
110 ; X64-NEXT: je .LBB1_10
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
111 ; X64-NEXT: jmp .LBB1_11
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
112 ; X64-NEXT: .LBB1_1:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
113 ; X64-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
114 ; X64-NEXT: testl %ecx, %ecx
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
115 ; X64-NEXT: je .LBB1_4
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
116 ; X64-NEXT: .LBB1_5: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
117 ; X64-NEXT: xorps %xmm2, %xmm2
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
118 ; X64-NEXT: testl %r8d, %r8d
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
119 ; X64-NEXT: je .LBB1_7
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
120 ; X64-NEXT: .LBB1_8: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
121 ; X64-NEXT: xorps %xmm3, %xmm3
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
122 ; X64-NEXT: testl %esi, %esi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
123 ; X64-NEXT: unpcklps {{.*#+}} xmm2 = xmm2[0],xmm3[0],xmm2[1],xmm3[1]
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
124 ; X64-NEXT: jne .LBB1_11
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
125 ; X64-NEXT: .LBB1_10:
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
126 ; X64-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
127 ; X64-NEXT: .LBB1_11: # %entry
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
128 ; X64-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1]
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
129 ; X64-NEXT: movlhps {{.*#+}} xmm0 = xmm0[0],xmm2[0]
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
130 ; X64-NEXT: retq
77
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
131 entry:
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
132 %a1 = icmp eq <4 x i32> %q, zeroinitializer
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
133 %a14 = select <4 x i1> %a1, <4 x float> <float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+0> , <4 x float> zeroinitializer
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
134 ret <4 x float> %a14
54457678186b LLVM 3.6
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents: 0
diff changeset
135 }
120
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
136
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
137 ; v4i32 isn't legal for SSE1, but this should be cmpps.
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
138
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
139 define <4 x float> @PR28044(<4 x float> %a0, <4 x float> %a1) nounwind {
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
140 ; X32-LABEL: PR28044:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
141 ; X32: # BB#0:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
142 ; X32-NEXT: cmpeqps %xmm1, %xmm0
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
143 ; X32-NEXT: retl
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
144 ;
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
145 ; X64-LABEL: PR28044:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
146 ; X64: # BB#0:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
147 ; X64-NEXT: cmpeqps %xmm1, %xmm0
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
148 ; X64-NEXT: retq
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
149 %cmp = fcmp oeq <4 x float> %a0, %a1
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
150 %sext = sext <4 x i1> %cmp to <4 x i32>
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
151 %res = bitcast <4 x i32> %sext to <4 x float>
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
152 ret <4 x float> %res
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
153 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
154
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
155 ; Don't crash trying to do the impossible: an integer vector comparison doesn't exist, so we must scalarize.
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
156 ; https://llvm.org/bugs/show_bug.cgi?id=30512
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
157
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
158 define <4 x i32> @PR30512(<4 x i32> %x, <4 x i32> %y) nounwind {
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
159 ; X32-LABEL: PR30512:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
160 ; X32: # BB#0:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
161 ; X32-NEXT: pushl %ebp
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
162 ; X32-NEXT: pushl %ebx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
163 ; X32-NEXT: pushl %edi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
164 ; X32-NEXT: pushl %esi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
165 ; X32-NEXT: movl {{[0-9]+}}(%esp), %ebp
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
166 ; X32-NEXT: movl {{[0-9]+}}(%esp), %esi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
167 ; X32-NEXT: movl {{[0-9]+}}(%esp), %edi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
168 ; X32-NEXT: movl {{[0-9]+}}(%esp), %ebx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
169 ; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
170 ; X32-NEXT: xorl %ecx, %ecx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
171 ; X32-NEXT: cmpl {{[0-9]+}}(%esp), %edx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
172 ; X32-NEXT: sete %cl
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
173 ; X32-NEXT: xorl %edx, %edx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
174 ; X32-NEXT: cmpl {{[0-9]+}}(%esp), %ebx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
175 ; X32-NEXT: sete %dl
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
176 ; X32-NEXT: xorl %ebx, %ebx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
177 ; X32-NEXT: cmpl {{[0-9]+}}(%esp), %edi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
178 ; X32-NEXT: sete %bl
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
179 ; X32-NEXT: xorl %eax, %eax
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
180 ; X32-NEXT: cmpl {{[0-9]+}}(%esp), %esi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
181 ; X32-NEXT: sete %al
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
182 ; X32-NEXT: movl %eax, 12(%ebp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
183 ; X32-NEXT: movl %ebx, 8(%ebp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
184 ; X32-NEXT: movl %edx, 4(%ebp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
185 ; X32-NEXT: movl %ecx, (%ebp)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
186 ; X32-NEXT: movl %ebp, %eax
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
187 ; X32-NEXT: popl %esi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
188 ; X32-NEXT: popl %edi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
189 ; X32-NEXT: popl %ebx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
190 ; X32-NEXT: popl %ebp
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
191 ; X32-NEXT: retl $4
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
192 ;
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
193 ; X64-LABEL: PR30512:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
194 ; X64: # BB#0:
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
195 ; X64-NEXT: xorl %eax, %eax
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
196 ; X64-NEXT: cmpl %r9d, %esi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
197 ; X64-NEXT: sete %al
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
198 ; X64-NEXT: xorl %esi, %esi
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
199 ; X64-NEXT: cmpl {{[0-9]+}}(%rsp), %edx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
200 ; X64-NEXT: sete %sil
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
201 ; X64-NEXT: xorl %edx, %edx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
202 ; X64-NEXT: cmpl {{[0-9]+}}(%rsp), %ecx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
203 ; X64-NEXT: sete %dl
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
204 ; X64-NEXT: xorl %ecx, %ecx
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
205 ; X64-NEXT: cmpl {{[0-9]+}}(%rsp), %r8d
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
206 ; X64-NEXT: sete %cl
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
207 ; X64-NEXT: movl %ecx, 12(%rdi)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
208 ; X64-NEXT: movl %edx, 8(%rdi)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
209 ; X64-NEXT: movl %esi, 4(%rdi)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
210 ; X64-NEXT: movl %eax, (%rdi)
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
211 ; X64-NEXT: movq %rdi, %rax
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
212 ; X64-NEXT: retq
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
213 %cmp = icmp eq <4 x i32> %x, %y
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
214 %zext = zext <4 x i1> %cmp to <4 x i32>
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
215 ret <4 x i32> %zext
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
216 }
1172e4bd9c6f update 4.0.0
mir3636
parents: 83
diff changeset
217
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
218 ; Fragile test warning - we need to induce the generation of a vselect
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
219 ; post-legalization to cause the crash seen in:
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
220 ; https://llvm.org/bugs/show_bug.cgi?id=31672
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
221 ; Is there a way to do that without an unsafe/fast sqrt intrinsic call?
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
222 ; Also, although the goal for adding this test is to prove that we
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
223 ; don't crash, I have no idea what this code is doing, so I'm keeping
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
224 ; the full codegen checks in case there's motivation to improve this.
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
225
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
226 define <2 x float> @PR31672() #0 {
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
227 ; X32-LABEL: PR31672:
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
228 ; X32: # BB#0:
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
229 ; X32-NEXT: pushl %ebp
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
230 ; X32-NEXT: movl %esp, %ebp
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
231 ; X32-NEXT: andl $-16, %esp
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
232 ; X32-NEXT: subl $80, %esp
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
233 ; X32-NEXT: xorps %xmm0, %xmm0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
234 ; X32-NEXT: movaps {{.*#+}} xmm1 = <42,3,u,u>
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
235 ; X32-NEXT: movaps %xmm1, %xmm2
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
236 ; X32-NEXT: cmpeqps %xmm0, %xmm2
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
237 ; X32-NEXT: movaps %xmm2, {{[0-9]+}}(%esp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
238 ; X32-NEXT: movaps %xmm0, {{[0-9]+}}(%esp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
239 ; X32-NEXT: rsqrtps %xmm1, %xmm0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
240 ; X32-NEXT: mulps %xmm0, %xmm1
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
241 ; X32-NEXT: mulps %xmm0, %xmm1
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
242 ; X32-NEXT: addps {{\.LCPI.*}}, %xmm1
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
243 ; X32-NEXT: mulps {{\.LCPI.*}}, %xmm0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
244 ; X32-NEXT: mulps %xmm1, %xmm0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
245 ; X32-NEXT: movaps %xmm0, {{[0-9]+}}(%esp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
246 ; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
247 ; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
248 ; X32-NEXT: andl %eax, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
249 ; X32-NEXT: notl %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
250 ; X32-NEXT: andl {{[0-9]+}}(%esp), %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
251 ; X32-NEXT: orl %ecx, %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
252 ; X32-NEXT: movl %eax, (%esp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
253 ; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
254 ; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
255 ; X32-NEXT: andl %eax, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
256 ; X32-NEXT: notl %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
257 ; X32-NEXT: andl {{[0-9]+}}(%esp), %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
258 ; X32-NEXT: orl %ecx, %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
259 ; X32-NEXT: movl %eax, {{[0-9]+}}(%esp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
260 ; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
261 ; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
262 ; X32-NEXT: movl {{[0-9]+}}(%esp), %edx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
263 ; X32-NEXT: andl %ecx, %edx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
264 ; X32-NEXT: notl %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
265 ; X32-NEXT: andl {{[0-9]+}}(%esp), %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
266 ; X32-NEXT: orl %edx, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
267 ; X32-NEXT: movl %ecx, {{[0-9]+}}(%esp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
268 ; X32-NEXT: movl {{[0-9]+}}(%esp), %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
269 ; X32-NEXT: andl %eax, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
270 ; X32-NEXT: notl %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
271 ; X32-NEXT: andl {{[0-9]+}}(%esp), %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
272 ; X32-NEXT: orl %ecx, %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
273 ; X32-NEXT: movl %eax, {{[0-9]+}}(%esp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
274 ; X32-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
275 ; X32-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
276 ; X32-NEXT: unpcklps {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
277 ; X32-NEXT: movss {{.*#+}} xmm2 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
278 ; X32-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
279 ; X32-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
280 ; X32-NEXT: movlhps {{.*#+}} xmm0 = xmm0[0],xmm1[0]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
281 ; X32-NEXT: movl %ebp, %esp
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
282 ; X32-NEXT: popl %ebp
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
283 ; X32-NEXT: retl
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
284 ;
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
285 ; X64-LABEL: PR31672:
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
286 ; X64: # BB#0:
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
287 ; X64-NEXT: xorps %xmm0, %xmm0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
288 ; X64-NEXT: movaps %xmm0, -{{[0-9]+}}(%rsp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
289 ; X64-NEXT: movaps {{.*#+}} xmm1 = <42,3,u,u>
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
290 ; X64-NEXT: cmpeqps %xmm1, %xmm0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
291 ; X64-NEXT: movaps %xmm0, -{{[0-9]+}}(%rsp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
292 ; X64-NEXT: rsqrtps %xmm1, %xmm0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
293 ; X64-NEXT: mulps %xmm0, %xmm1
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
294 ; X64-NEXT: mulps %xmm0, %xmm1
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
295 ; X64-NEXT: addps {{.*}}(%rip), %xmm1
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
296 ; X64-NEXT: mulps {{.*}}(%rip), %xmm0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
297 ; X64-NEXT: mulps %xmm1, %xmm0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
298 ; X64-NEXT: movaps %xmm0, -{{[0-9]+}}(%rsp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
299 ; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r8
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
300 ; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rsi
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
301 ; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r9
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
302 ; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rdi
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
303 ; X64-NEXT: movl %esi, %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
304 ; X64-NEXT: andl %edi, %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
305 ; X64-NEXT: movl %edi, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
306 ; X64-NEXT: notl %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
307 ; X64-NEXT: movq -{{[0-9]+}}(%rsp), %r10
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
308 ; X64-NEXT: movq -{{[0-9]+}}(%rsp), %rdx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
309 ; X64-NEXT: andl %edx, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
310 ; X64-NEXT: orl %eax, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
311 ; X64-NEXT: movl %ecx, -{{[0-9]+}}(%rsp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
312 ; X64-NEXT: shrq $32, %rsi
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
313 ; X64-NEXT: shrq $32, %rdi
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
314 ; X64-NEXT: andl %edi, %esi
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
315 ; X64-NEXT: notl %edi
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
316 ; X64-NEXT: shrq $32, %rdx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
317 ; X64-NEXT: andl %edi, %edx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
318 ; X64-NEXT: orl %esi, %edx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
319 ; X64-NEXT: movl %edx, -{{[0-9]+}}(%rsp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
320 ; X64-NEXT: movl %r8d, %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
321 ; X64-NEXT: andl %r9d, %eax
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
322 ; X64-NEXT: movl %r9d, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
323 ; X64-NEXT: notl %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
324 ; X64-NEXT: andl %r10d, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
325 ; X64-NEXT: orl %eax, %ecx
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
326 ; X64-NEXT: movl %ecx, -{{[0-9]+}}(%rsp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
327 ; X64-NEXT: shrq $32, %r8
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
328 ; X64-NEXT: shrq $32, %r9
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
329 ; X64-NEXT: andl %r9d, %r8d
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
330 ; X64-NEXT: notl %r9d
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
331 ; X64-NEXT: shrq $32, %r10
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
332 ; X64-NEXT: andl %r9d, %r10d
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
333 ; X64-NEXT: orl %r8d, %r10d
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
334 ; X64-NEXT: movl %r10d, -{{[0-9]+}}(%rsp)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
335 ; X64-NEXT: movss {{.*#+}} xmm1 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
336 ; X64-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
337 ; X64-NEXT: unpcklps {{.*#+}} xmm1 = xmm1[0],xmm0[0],xmm1[1],xmm0[1]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
338 ; X64-NEXT: movss {{.*#+}} xmm0 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
339 ; X64-NEXT: movss {{.*#+}} xmm2 = mem[0],zero,zero,zero
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
340 ; X64-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm2[0],xmm0[1],xmm2[1]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
341 ; X64-NEXT: movlhps {{.*#+}} xmm0 = xmm0[0],xmm1[0]
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
342 ; X64-NEXT: retq
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
343 %t0 = call fast <2 x float> @llvm.sqrt.v2f32(<2 x float> <float 42.0, float 3.0>)
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
344 ret <2 x float> %t0
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
345 }
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
346
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
347 declare <2 x float> @llvm.sqrt.v2f32(<2 x float>) #1
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
348
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
349 attributes #0 = { nounwind "unsafe-fp-math"="true" }
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
350