annotate test/MC/AMDGPU/hsa-exp.s @ 121:803732b1fca8

LLVM 5.0
author kono
date Fri, 27 Oct 2017 17:07:41 +0900
parents 1172e4bd9c6f
children c2174574ed3a
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 // RUN: llvm-mc -triple amdgcn--amdhsa -mcpu=kaveri -show-encoding %s | FileCheck %s --check-prefix=ASM
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2 // RUN: llvm-mc -filetype=obj -triple amdgcn--amdhsa -mcpu=kaveri -show-encoding %s | llvm-readobj -symbols -s -sd | FileCheck %s --check-prefix=ELF
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4 // ELF: Section {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 // ELF: Name: .text
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 // ELF: Type: SHT_PROGBITS (0x1)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 // ELF: Flags [ (0x6)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 // ELF: SHF_ALLOC (0x2)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 // ELF: SHF_EXECINSTR (0x4)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 // ELF: SHT_NOTE
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 // ELF: 0000: 04000000 08000000 01000000 414D4400
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 // ELF: 0010: 02000000 00000000 04000000 1B000000
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 // ELF: 0020: 03000000 414D4400 04000700 07000000
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 // ELF: 0030: 00000000 00000000 414D4400 414D4447
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 // ELF: 0040: 50550000
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 // ELF: Symbol {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
19 // ELF: Name: amd_kernel_code_t_minimal
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
20 // ELF: Type: AMDGPU_HSA_KERNEL (0xA)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
21 // ELF: Section: .text
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
22 // ELF: }
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
23
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
24 .text
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
25 // ASM: .text
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
26
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
27 .hsa_code_object_version 2,0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
28 // ASM: .hsa_code_object_version 2,0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
29
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
30 .hsa_code_object_isa 7,0,0,"AMD","AMDGPU"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
31 // ASM: .hsa_code_object_isa 7,0,0,"AMD","AMDGPU"
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
32
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
33 .amdgpu_hsa_kernel amd_kernel_code_t_minimal
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
34
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
35 .set my_is_ptr64, 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
36
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
37 .if my_is_ptr64 == 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
38 .set my_kernarg_segment_byte_size, 32
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
39 .else
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
40 .set my_kernarg_segment_byte_size, 16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
41 .endif
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
42
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
43 .set my_sgpr, 8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
44
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
45
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
46 amd_kernel_code_t_minimal:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
47 .amd_kernel_code_t
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
48 amd_code_version_major = .option.machine_version_major
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
49 enable_sgpr_kernarg_segment_ptr = 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
50 is_ptr64 = my_is_ptr64
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
51 granulated_workitem_vgpr_count = 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
52 granulated_wavefront_sgpr_count = 1+(my_sgpr-1)/8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
53 user_sgpr_count = 2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
54 kernarg_segment_byte_size = my_kernarg_segment_byte_size
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
55 wavefront_sgpr_count = my_sgpr
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
56 // wavefront_sgpr_count = 7
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
57 ; wavefront_sgpr_count = 7
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
58 // Make sure a blank line won't break anything:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
59
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
60 // Make sure a line with whitespace won't break anything:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
61
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
62 workitem_vgpr_count = 16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
63 .end_amd_kernel_code_t
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
64
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
65 // ASM-LABEL: {{^}}amd_kernel_code_t_minimal:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
66 // ASM: .amd_kernel_code_t
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
67 // ASM: amd_code_version_major = 7
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
68 // ASM: amd_code_version_minor = 1
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
69 // ASM: amd_machine_kind = 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
70 // ASM: amd_machine_version_major = 7
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
71 // ASM: amd_machine_version_minor = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
72 // ASM: amd_machine_version_stepping = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
73 // ASM: kernel_code_entry_byte_offset = 256
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
74 // ASM: kernel_code_prefetch_byte_size = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
75 // ASM: max_scratch_backing_memory_byte_size = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
76 // ASM: granulated_workitem_vgpr_count = 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
77 // ASM: granulated_wavefront_sgpr_count = 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
78 // ASM: priority = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
79 // ASM: float_mode = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
80 // ASM: priv = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
81 // ASM: enable_dx10_clamp = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
82 // ASM: debug_mode = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
83 // ASM: enable_ieee_mode = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
84 // ASM: enable_sgpr_private_segment_wave_byte_offset = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
85 // ASM: user_sgpr_count = 2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
86 // ASM: enable_sgpr_workgroup_id_x = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
87 // ASM: enable_sgpr_workgroup_id_y = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
88 // ASM: enable_sgpr_workgroup_id_z = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
89 // ASM: enable_sgpr_workgroup_info = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
90 // ASM: enable_vgpr_workitem_id = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
91 // ASM: enable_exception_msb = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
92 // ASM: granulated_lds_size = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
93 // ASM: enable_exception = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
94 // ASM: enable_sgpr_private_segment_buffer = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
95 // ASM: enable_sgpr_dispatch_ptr = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
96 // ASM: enable_sgpr_queue_ptr = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
97 // ASM: enable_sgpr_kernarg_segment_ptr = 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
98 // ASM: enable_sgpr_dispatch_id = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
99 // ASM: enable_sgpr_flat_scratch_init = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
100 // ASM: enable_sgpr_private_segment_size = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
101 // ASM: enable_sgpr_grid_workgroup_count_x = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
102 // ASM: enable_sgpr_grid_workgroup_count_y = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
103 // ASM: enable_sgpr_grid_workgroup_count_z = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
104 // ASM: enable_ordered_append_gds = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
105 // ASM: private_element_size = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
106 // ASM: is_ptr64 = 1
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
107 // ASM: is_dynamic_callstack = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
108 // ASM: is_debug_enabled = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
109 // ASM: is_xnack_enabled = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
110 // ASM: workitem_private_segment_byte_size = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
111 // ASM: workgroup_group_segment_byte_size = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
112 // ASM: gds_segment_byte_size = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
113 // ASM: kernarg_segment_byte_size = 16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
114 // ASM: workgroup_fbarrier_count = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
115 // ASM: wavefront_sgpr_count = 8
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
116 // ASM: workitem_vgpr_count = 16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
117 // ASM: reserved_vgpr_first = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
118 // ASM: reserved_vgpr_count = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
119 // ASM: reserved_sgpr_first = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
120 // ASM: reserved_sgpr_count = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
121 // ASM: debug_wavefront_private_segment_offset_sgpr = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
122 // ASM: debug_private_segment_buffer_sgpr = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
123 // ASM: kernarg_segment_alignment = 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
124 // ASM: group_segment_alignment = 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
125 // ASM: private_segment_alignment = 4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
126 // ASM: wavefront_size = 6
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
127 // ASM: call_convention = -1
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
128 // ASM: runtime_loader_kernel_symbol = 0
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
129 // ASM: .end_amd_kernel_code_t