annotate lib/Target/Hexagon/HexagonInstrFormatsV65.td @ 147:c2174574ed3a

LLVM 10
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Wed, 14 Aug 2019 16:55:33 +0900
parents 3a76565eade5
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
134
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
1 //==- HexagonInstrFormatsV65.td - Hexagon Instruction Formats -*- tablegen -==//
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
2 //
147
c2174574ed3a LLVM 10
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 134
diff changeset
3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
c2174574ed3a LLVM 10
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 134
diff changeset
4 // See https://llvm.org/LICENSE.txt for license information.
c2174574ed3a LLVM 10
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 134
diff changeset
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
134
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
6 //
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
7 //===----------------------------------------------------------------------===//
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
8 //
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
9 // This file describes the Hexagon V60 instruction classes in TableGen format.
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
10 //
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
11 //===----------------------------------------------------------------------===//
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
12
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
13 //----------------------------------------------------------------------------//
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
14 // Hexagon Intruction Flags +
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
15 //
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
16 // *** Must match BaseInfo.h ***
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
17 //----------------------------------------------------------------------------//
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
18
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
19 //----------------------------------------------------------------------------//
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
20 // Intruction Classes Definitions +
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
21 //----------------------------------------------------------------------------//
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
22
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
23 class CVI_VA_Resource_NoOpcode<dag outs, dag ins, string asmstr,
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
24 list<dag> pattern = [], string cstr = "",
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
25 InstrItinClass itin = CVI_VA>
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
26 : InstHexagon<outs, ins, asmstr, pattern, cstr, itin, TypeCVI_VA>;
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
27
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
28 class CVI_GATHER_TMP_LD_Resource_NoOpcode<dag outs, dag ins, string asmstr,
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
29 list<dag> pattern = [], string cstr = "",
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
30 InstrItinClass itin = CVI_GATHER_PSEUDO>
3a76565eade5 update 5.0.1
mir3636
parents:
diff changeset
31 : InstHexagon<outs, ins, asmstr, pattern, cstr, itin, TypeCVI_GATHER>;