|
236
|
1 // RUN: mlir-translate -mlir-to-llvmir %s -split-input-file -verify-diagnostics
|
|
|
2
|
|
|
3 // Checking translation when the update is carried out by using more than one op
|
|
|
4 // in the region.
|
|
|
5 llvm.func @omp_atomic_update_multiple_step_update(%x: !llvm.ptr<i32>, %expr: i32) {
|
|
|
6 // expected-error @+2 {{exactly two operations are allowed inside an atomic update region while lowering to LLVM IR}}
|
|
|
7 // expected-error @+1 {{LLVM Translation failed for operation: omp.atomic.update}}
|
|
|
8 omp.atomic.update %x : !llvm.ptr<i32> {
|
|
|
9 ^bb0(%xval: i32):
|
|
|
10 %t1 = llvm.mul %xval, %expr : i32
|
|
|
11 %t2 = llvm.sdiv %t1, %expr : i32
|
|
|
12 %newval = llvm.add %xval, %t2 : i32
|
|
|
13 omp.yield(%newval : i32)
|
|
|
14 }
|
|
|
15 llvm.return
|
|
|
16 }
|
|
|
17
|
|
|
18 // -----
|
|
|
19
|
|
|
20 // Checking translation when the captured variable is not used in the inner
|
|
|
21 // update operation
|
|
|
22 llvm.func @omp_atomic_update_multiple_step_update(%x: !llvm.ptr<i32>, %expr: i32) {
|
|
|
23 // expected-error @+2 {{the update operation inside the region must be a binary operation and that update operation must have the region argument as an operand}}
|
|
|
24 // expected-error @+1 {{LLVM Translation failed for operation: omp.atomic.update}}
|
|
|
25 omp.atomic.update %x : !llvm.ptr<i32> {
|
|
|
26 ^bb0(%xval: i32):
|
|
|
27 %newval = llvm.mul %expr, %expr : i32
|
|
|
28 omp.yield(%newval : i32)
|
|
|
29 }
|
|
|
30 llvm.return
|
|
|
31 }
|
|
|
32
|
|
|
33 // -----
|
|
|
34
|
|
|
35 // Checking translation when the update is carried out by using more than one
|
|
|
36 // operations in the atomic capture region.
|
|
|
37 llvm.func @omp_atomic_update_multiple_step_update(%x: !llvm.ptr<i32>, %v: !llvm.ptr<i32>, %expr: i32) {
|
|
|
38 // expected-error @+1 {{LLVM Translation failed for operation: omp.atomic.capture}}
|
|
|
39 omp.atomic.capture memory_order(seq_cst) {
|
|
|
40 omp.atomic.read %v = %x : !llvm.ptr<i32>
|
|
|
41 // expected-error @+1 {{the update operation inside the region must be a binary operation and that update operation must have the region argument as an operand}}
|
|
|
42 omp.atomic.update %x : !llvm.ptr<i32> {
|
|
|
43 ^bb0(%xval: i32):
|
|
|
44 %newval = llvm.mul %expr, %expr : i32
|
|
|
45 omp.yield(%newval : i32)
|
|
|
46 }
|
|
|
47 }
|
|
|
48 llvm.return
|
|
|
49 }
|
|
|
50
|
|
|
51 // -----
|
|
|
52
|
|
|
53 // Checking translation when the captured variable is not used in the inner
|
|
|
54 // update operation
|
|
|
55 llvm.func @omp_atomic_update_multiple_step_update(%x: !llvm.ptr<i32>, %v: !llvm.ptr<i32>, %expr: i32) {
|
|
|
56 // expected-error @+1 {{LLVM Translation failed for operation: omp.atomic.capture}}
|
|
|
57 omp.atomic.capture memory_order(seq_cst) {
|
|
|
58 omp.atomic.read %v = %x : !llvm.ptr<i32>
|
|
|
59 // expected-error @+1 {{exactly two operations are allowed inside an atomic update region while lowering to LLVM IR}}
|
|
|
60 omp.atomic.update %x : !llvm.ptr<i32> {
|
|
|
61 ^bb0(%xval: i32):
|
|
|
62 %t1 = llvm.mul %xval, %expr : i32
|
|
|
63 %t2 = llvm.sdiv %t1, %expr : i32
|
|
|
64 %newval = llvm.add %xval, %t2 : i32
|
|
|
65 omp.yield(%newval : i32)
|
|
|
66 }
|
|
|
67 }
|
|
|
68 llvm.return
|
|
|
69 }
|
|
|
70
|
|
|
71 // -----
|
|
|
72
|
|
|
73 llvm.func @omp_threadprivate() {
|
|
|
74 %0 = llvm.mlir.constant(1 : i64) : i64
|
|
|
75 %1 = llvm.mlir.constant(1 : i32) : i32
|
|
|
76 %2 = llvm.mlir.constant(2 : i32) : i32
|
|
|
77 %3 = llvm.mlir.constant(3 : i32) : i32
|
|
|
78
|
|
|
79 %4 = llvm.alloca %0 x i32 {in_type = i32, name = "a"} : (i64) -> !llvm.ptr<i32>
|
|
|
80
|
|
|
81 // expected-error @below {{Addressing symbol not found}}
|
|
|
82 // expected-error @below {{LLVM Translation failed for operation: omp.threadprivate}}
|
|
|
83 %5 = omp.threadprivate %4 : !llvm.ptr<i32> -> !llvm.ptr<i32>
|
|
|
84
|
|
|
85 llvm.store %1, %5 : !llvm.ptr<i32>
|
|
|
86
|
|
|
87 omp.parallel {
|
|
|
88 %6 = omp.threadprivate %4 : !llvm.ptr<i32> -> !llvm.ptr<i32>
|
|
|
89 llvm.store %2, %6 : !llvm.ptr<i32>
|
|
|
90 omp.terminator
|
|
|
91 }
|
|
|
92
|
|
|
93 llvm.store %3, %5 : !llvm.ptr<i32>
|
|
|
94 llvm.return
|
|
|
95 }
|
