Mercurial > hg > CbC > CbC_llvm

comparison test/CodeGen/X86/2008-09-18-inline-asm-2.ll @ 0:95c75e76d11b LLVM3.4

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
LLVM 3.4
author Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
date Thu, 12 Dec 2013 13:56:28 +0900
parents
children 54457678186b
comparison
equal deleted inserted replaced
-1:000000000000 0:95c75e76d11b
1 ; RUN: llc < %s -march=x86 -regalloc=fast -optimize-regalloc=0 | FileCheck %s
2 ; RUN: llc < %s -march=x86 -regalloc=basic | FileCheck %s
3 ; RUN: llc < %s -march=x86 -regalloc=greedy | FileCheck %s
4
5 ; The 1st, 2nd, 3rd and 5th registers must all be different. The registers
6 ; referenced in the 4th and 6th operands must not be the same as the 1st or 5th
7 ; operand.
8 ;
9 ; CHECK: 1st=[[A1:%...]]
10 ; CHECK-NOT: [[A1]]
11 ; CHECK: 2nd=[[A2:%...]]
12 ; CHECK-NOT: [[A1]]
13 ; CHECK-NOT: [[A2]]
14 ; CHECK: 3rd=[[A3:%...]]
15 ; CHECK-NOT: [[A1]]
16 ; CHECK-NOT: [[A2]]
17 ; CHECK-NOT: [[A3]]
18 ; CHECK: 5th=[[A5:%...]]
19 ; CHECK-NOT: [[A1]]
20 ; CHECK-NOT: [[A5]]
21 ; CHECK: =4th
22
23 ; The 6th operand is an 8-bit register, and it mustn't alias the 1st and 5th.
24 ; CHECK: 1%e[[S1:.]]x
25 ; CHECK: 5%e[[S5:.]]x
26 ; CHECK-NOT: %[[S1]]
27 ; CHECK-NOT: %[[S5]]
28
29 target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128"
30 target triple = "i386-apple-darwin8"
31 %struct.foo = type { i32, i32, i8* }
32
33 define i32 @get(%struct.foo* %c, i8* %state) nounwind {
34 entry:
35 %0 = getelementptr %struct.foo* %c, i32 0, i32 0 ; <i32*> [#uses=2]
36 %1 = getelementptr %struct.foo* %c, i32 0, i32 1 ; <i32*> [#uses=2]
37 %2 = getelementptr %struct.foo* %c, i32 0, i32 2 ; <i8**> [#uses=2]
38 %3 = load i32* %0, align 4 ; <i32> [#uses=1]
39 %4 = load i32* %1, align 4 ; <i32> [#uses=1]
40 %5 = load i8* %state, align 1 ; <i8> [#uses=1]
41 %asmtmp = tail call { i32, i32, i32, i32 } asm sideeffect "#1st=$0 $1 2nd=$1 $2 3rd=$2 $4 5th=$4 $3=4th 1$0 1%eXx 5$4 5%eXx 6th=$5", "=&r,=r,=r,=*m,=&q,=*imr,1,2,*m,5,~{dirflag},~{fpsr},~{flags},~{cx}"(i8** %2, i8* %state, i32 %3, i32 %4, i8** %2, i8 %5) nounwind ; <{ i32, i32, i32, i32 }> [#uses=3]
42 %asmresult = extractvalue { i32, i32, i32, i32 } %asmtmp, 0 ; <i32> [#uses=1]
43 %asmresult1 = extractvalue { i32, i32, i32, i32 } %asmtmp, 1 ; <i32> [#uses=1]
44 store i32 %asmresult1, i32* %0
45 %asmresult2 = extractvalue { i32, i32, i32, i32 } %asmtmp, 2 ; <i32> [#uses=1]
46 store i32 %asmresult2, i32* %1
47 ret i32 %asmresult
48 }