comparison test/CodeGen/AMDGPU/llvm.AMDGPU.mul.ll @ 95:afa8332a0e37 LLVM3.8

LLVM 3.8
author Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
date Tue, 13 Oct 2015 17:48:58 +0900
parents test/CodeGen/R600/llvm.AMDGPU.mul.ll@95c75e76d11b
children
comparison
equal deleted inserted replaced
84:f3e34b893a5f 95:afa8332a0e37
1 ;RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
2
3 ;CHECK: MUL NON-IEEE * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
4
5 define void @test(<4 x float> inreg %reg0) #0 {
6 %r0 = extractelement <4 x float> %reg0, i32 0
7 %r1 = extractelement <4 x float> %reg0, i32 1
8 %r2 = call float @llvm.AMDGPU.mul( float %r0, float %r1)
9 %vec = insertelement <4 x float> undef, float %r2, i32 0
10 call void @llvm.R600.store.swizzle(<4 x float> %vec, i32 0, i32 0)
11 ret void
12 }
13
14 declare float @llvm.AMDGPU.mul(float ,float ) readnone
15 declare void @llvm.R600.store.swizzle(<4 x float>, i32, i32)
16
17 attributes #0 = { "ShaderType"="0" }