view llvm/test/CodeGen/AMDGPU/llvm.amdgcn.sched.barrier.ll @ 266:00f31e85ec16 default tip

Added tag current for changeset 31d058e83c98
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Sat, 14 Oct 2023 10:13:55 +0900
parents c4bab56944e8
children
line wrap: on
line source

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s

define amdgpu_kernel void @test_sched_barrier() #0 {
; GCN-LABEL: test_sched_barrier:
; GCN:       ; %bb.0: ; %entry
; GCN-NEXT:    ; sched_barrier mask(0x00000000)
; GCN-NEXT:    ; sched_barrier mask(0x00000001)
; GCN-NEXT:    ; sched_barrier mask(0x00000004)
; GCN-NEXT:    ; sched_barrier mask(0x0000000F)
; GCN-NEXT:    s_endpgm
entry:
  call void @llvm.amdgcn.sched.barrier(i32 0) #1
  call void @llvm.amdgcn.sched.barrier(i32 1) #1
  call void @llvm.amdgcn.sched.barrier(i32 4) #1
  call void @llvm.amdgcn.sched.barrier(i32 15) #1
  ret void
}

declare void @llvm.amdgcn.sched.barrier(i32) #1

attributes #0 = { nounwind }
attributes #1 = { convergent nounwind }