annotate level2/modules/vi.asm @ 508:02a8ba2b9092

Added headers to most source files, added clock2_bb.asm
author boisy
date Thu, 10 Oct 2002 14:56:02 +0000
parents 31f6751feac5
children d13864ef3317
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
508
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 385
diff changeset
1 ********************************************************************
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 385
diff changeset
2 * VI - VRN (VIRQ/RAM/Nil driver) device descriptor
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 385
diff changeset
3 *
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 385
diff changeset
4 * $Id$
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 385
diff changeset
5 *
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 385
diff changeset
6 * Ed. Comments Who YY/MM/DD
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 385
diff changeset
7 * ------------------------------------------------------------------
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 385
diff changeset
8
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
9 nam VI
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
10 ttl VRN (VIRQ/RAM/Nil driver) device descriptor
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
11
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
12 ifp1
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
13 use defsfile
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
14 endc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
15
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
16 Edtn equ 1
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
17 Vrsn equ 1
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
18
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
19 mod ModSize,DvcNam,Devic+Objct,ReEnt+Vrsn,MgrNam,DrvNam
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
20
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
21 fcb UPDAT. access mode(s)
385
31f6751feac5 Added symbolics
boisy
parents: 0
diff changeset
22 fcb HW.Page hardware page
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
23 fdb $FF02 hardware port
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
24 fcb OptSize
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
25 OptStart fcb DT.SCF
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
26 OptSize equ *-OptStart
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
27 MgrNam fcs "SCF"
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
28 DrvNam fcs "VRN"
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
29 DvcNam fcs "VI"
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
30 fcb Edtn
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
31
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
32 emod
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
33 ModSize equ *
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
34 end