Mercurial > hg > Members > kono > nitros9-code
annotate defs/systype @ 2314:5f76d1a611f6
term signal sending for serread port status responses
author | aaronwolfe |
---|---|
date | Sun, 03 Jan 2010 22:09:41 +0000 |
parents | e396d4f24b27 |
children |
rev | line source |
---|---|
2024 | 1 IFNE SYSTYPE-1 |
373
c07686556109
Added ifeq statements at top to allow for multiple use's of same def
boisy
parents:
359
diff
changeset
|
2 |
2024 | 3 SYSTYPE SET 1 |
373
c07686556109
Added ifeq statements at top to allow for multiple use's of same def
boisy
parents:
359
diff
changeset
|
4 |
1200 | 5 ******************************************************************** |
1377 | 6 * SysType - NitrOS-9 System Specific Definitions |
1200 | 7 * |
8 * $Id$ | |
9 * | |
10 * Edt/Rev YYYY/MM/DD Modified by | |
11 * Comment | |
12 * ------------------------------------------------------------------ | |
13 * 1998/10/13 Boisy G. Pitre | |
14 * Added defs by Bruce Isted from his Eliminator archive. | |
15 * | |
16 * 1998/10/31 Boisy G. Pitre | |
17 * Merged cc3global.defs into this file. | |
18 * | |
19 * 2002/04/30 Boisy G. Pitre | |
20 * Merged Level One and Level Two sysdefs. | |
1216 | 21 * |
22 * 2002/06/22 Boisy G. Pitre | |
23 * Removed PIA.U4 and PIA.U8, improved comments | |
1417 | 24 * |
25 * 2003/11/05 Robert Gault | |
26 * Made changes in window globals and grfdrv memory to handle regW | |
27 * in 6809 systems. | |
28 * | |
29 * 2003/11/30 Boisy G. Pitre | |
30 * Statics now are prefaced with V. to identify them easier in source. | |
1658 | 31 * |
32 * 2004/07/18 Boisy G. Pitre | |
33 * Moved CoCo 3 Window stuff into cc3iodefs | |
1200 | 34 |
2024 | 35 NAM SysType |
36 IFEQ Level-1 | |
37 TTL NitrOS-9 Level 1 System Type Definitions | |
38 ELSE | |
39 IFEQ Level-2 | |
40 TTL NitrOS-9 Level 2 System Type Definitions | |
41 ENDC | |
42 IFEQ Level-3 | |
43 TTL NitrOS-9 Level 3 System Type Definitions | |
44 ENDC | |
45 ENDC | |
61 | 46 |
47 | |
48 ********************** | |
49 * CPU Type Definitions | |
50 * | |
2024 | 51 Color SET 1 |
52 Color3 SET 2 | |
53 IFEQ Level-1 | |
54 CPUType SET Color | |
55 ELSE | |
56 CPUType SET Color3 | |
57 ENDC | |
1147 | 58 |
61 | 59 |
60 ****************************** | |
61 * Clock Speed Type Definitions | |
62 * | |
2024 | 63 OneMHz EQU 1 |
64 TwoMHz EQU 2 | |
65 IFEQ CPUType-Color | |
66 CPUSpeed SET OneMHz | |
67 ELSE | |
68 CPUSpeed SET TwoMHz | |
69 ENDC | |
1147 | 70 |
61 | 71 |
72 ********************************** | |
73 * Power Line Frequency Definitions | |
74 * | |
2024 | 75 Hz50 EQU 1 Assemble clock for 50 hz power |
76 Hz60 EQU 2 Assemble clock for 60 hz power | |
77 PwrLnFrq SET Hz60 Set to Appropriate freq | |
61 | 78 |
1147 | 79 |
61 | 80 ********************************** |
81 * Ticks per second | |
82 * | |
2024 | 83 IFEQ PwrLnFrq-Hz50 |
84 TkPerSec SET 50 | |
85 ELSE | |
86 TkPerSec SET 60 | |
87 ENDC | |
1147 | 88 |
61 | 89 |
90 ****************** | |
91 * ACIA type set up | |
92 * | |
2024 | 93 ORG 1 |
94 ACIA6850 RMB 1 MC6850 acia. | |
95 ACIA6551 RMB 1 SY6551 acia. | |
96 ACIA2661 RMB 1 SC2661 acia. | |
97 ACIATYPE SET ACIA6551 | |
61 | 98 |
1147 | 99 |
61 | 100 **************************************** |
101 * Special character Bit position equates | |
102 * | |
2024 | 103 SHIFTBIT EQU %00000001 |
104 CNTRLBIT EQU %00000010 | |
105 ALTERBIT EQU %00000100 | |
106 UPBIT EQU %00001000 | |
107 DOWNBIT EQU %00010000 | |
108 LEFTBIT EQU %00100000 | |
109 RIGHTBIT EQU %01000000 | |
110 SPACEBIT EQU %10000000 | |
61 | 111 |
1147 | 112 |
61 | 113 ****************** |
1216 | 114 * Device addresses for miscellaneous hardware |
61 | 115 * |
2024 | 116 A.AciaP SET $FF68 Aciapak Address |
117 A.ModP SET $FF6C ModPak Address | |
118 DPort SET $FF40 Disk controller base address | |
119 MPI.Slct SET $FF7F Multi-Pak slot select | |
120 MPI.Slot SET $03 Multi-Pak default slot | |
121 PIA0Base EQU $FF00 | |
122 PIA1Base EQU $FF20 | |
1216 | 123 |
61 | 124 |
1147 | 125 ****************** |
61 | 126 * VDG Devices |
127 * | |
2024 | 128 A.TermV SET $FFC0 VDG Term |
129 A.V1 SET $FFC1 Possible additional VDG Devices | |
130 A.V2 SET $FFC2 | |
131 A.V3 SET $FFC3 | |
132 A.V4 SET $FFC4 | |
133 A.V5 SET $FFC5 | |
134 A.V6 SET $FFC6 | |
135 A.V7 SET $FFC7 | |
61 | 136 |
1200 | 137 |
2024 | 138 IFEQ Level-1 |
61 | 139 |
140 ************************************************* | |
141 * | |
1417 | 142 * NitrOS-9 Level 1 Section |
61 | 143 * |
144 ************************************************* | |
145 | |
2024 | 146 HW.Page SET $FF Device descriptor hardware page |
61 | 147 |
2024 | 148 ELSE |
61 | 149 |
150 ************************************************* | |
151 * | |
1417 | 152 * NitrOS-9 Level 2 Section |
61 | 153 * |
154 ************************************************* | |
155 | |
156 **************************************** | |
157 * Dynamic Address Translator Definitions | |
158 * | |
2024 | 159 DAT.BlCt EQU 8 D.A.T. blocks/address space |
160 DAT.BlSz EQU (256/DAT.BlCt)*256 D.A.T. block size | |
161 DAT.ImSz EQU DAT.BlCt*2 D.A.T. Image size | |
162 DAT.Addr EQU -(DAT.BlSz/256) D.A.T. MSB Address bits | |
163 DAT.Task EQU $FF91 Task Register address | |
164 DAT.TkCt EQU 32 Number of DAT Tasks | |
165 DAT.Regs EQU $FFA0 DAT Block Registers base address | |
166 DAT.Free EQU $333E Free Block Number | |
167 DAT.BlMx EQU $3F Maximum Block number | |
168 DAT.BMSz EQU $40 Memory Block Map size | |
169 DAT.WrPr EQU 0 no write protect | |
170 DAT.WrEn EQU 0 no write enable | |
171 SysTask EQU 0 Coco System Task number | |
172 IOBlock EQU $3F | |
173 ROMBlock EQU $3F | |
174 IOAddr EQU $7F | |
175 ROMCount EQU 1 number of blocks of ROM (High RAM Block) | |
176 RAMCount EQU 1 initial blocks of RAM | |
177 MoveBlks EQU DAT.BlCt-ROMCount-2 Block numbers used for copies | |
178 BlockTyp EQU 1 chk only first bytes of RAM block | |
179 ByteType EQU 2 chk entire block of RAM | |
180 Limited EQU 1 chk only upper memory for ROM modules | |
181 UnLimitd EQU 2 chk all NotRAM for modules | |
61 | 182 * NOTE: this check assumes any NotRAM with a module will |
183 * always start with $87CD in first two bytes of block | |
2024 | 184 RAMCheck EQU BlockTyp chk only beg bytes of block |
185 ROMCheck EQU Limited chk only upper few blocks for ROM | |
186 LastRAM EQU IOBlock maximum RAM block number | |
61 | 187 |
188 *************************** | |
189 * Color Computer 3 Specific | |
190 * | |
2024 | 191 MappedIO EQU true (Actually False but it works better this way) |
61 | 192 |
193 ******************** | |
194 * Hardware addresses | |
195 * | |
2024 | 196 GIMERegs EQU $FF00 Base address of GIME registers |
197 IrqEnR EQU $FF92 GIME IRQ enable/status register | |
198 BordReg EQU $FF9A Border color register | |
199 PalAdr EQU $FFB0 Palette registers | |
61 | 200 |
2024 | 201 HW.Page SET $07 Device descriptor hardware page |
61 | 202 |
2024 | 203 ENDC |
204 ENDC | |
373
c07686556109
Added ifeq statements at top to allow for multiple use's of same def
boisy
parents:
359
diff
changeset
|
205 |