annotate level2/modules/ddr0_96k.asm @ 1289:d13864ef3317

Changed to rev 0
author boisy
date Sat, 30 Aug 2003 21:17:14 +0000
parents 02a8ba2b9092
children 8e804211cb25
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
508
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
1 ********************************************************************
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
2 * DD - RAM device descriptor
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
3 *
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
4 * $Id$
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
5 *
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
6 * Ed. Comments Who YY/MM/DD
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
7 * ------------------------------------------------------------------
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
8
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
9 nam DD
508
02a8ba2b9092 Added headers to most source files, added clock2_bb.asm
boisy
parents: 0
diff changeset
10 ttl RAM device descriptor
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
11
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
12 * Disassembled 98/08/23 17:09:41 by Disasm v1.6 (C) 1988 by RML
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
13
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
14 ifp1
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
15 use defsfile
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
16 use rbfdefs
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
17 endc
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
18
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
19 dnum equ 0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
20
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
21 tylg set Devic+Objct
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
22 atrv set ReEnt+rev
1289
d13864ef3317 Changed to rev 0
boisy
parents: 508
diff changeset
23 rev set $00
0
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
24
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
25 mod eom,name,tylg,atrv,mgrnam,drvnam
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
26
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
27 fcb DIR.!ISIZ.!PEXEC.!PWRIT.!PREAD.!EXEC.!UPDAT. mode byte
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
28 fcb $00 extended controller address
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
29 fdb $0000 physical controller address
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
30 fcb initsize-*-1 initilization table size
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
31 fcb DT.RBF device type:0=scf,1=rbf,2=pipe,3=scf
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
32 fcb dnum drive number
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
33 fcb 0 step rate
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
34 fcb 0 drive device type
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
35 fcb 0 media density:0=single,1=double
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
36 fdb 0 number of cylinders (tracks)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
37 fcb 1 number of sides
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
38 fcb 0 verify disk writes:0=on
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
39 fdb 384 # of sectors per track
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
40 fdb 0 # of sectors per track (track 0)
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
41 fcb 0 sector interleave factor
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
42 fcb 4 minimum size of sector allocation
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
43 initsize equ *
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
44
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
45 name fcs /DD/
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
46 mgrnam fcs /RBF/
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
47 drvnam fcs /RAM/
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
48
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
49 emod
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
50 eom equ *
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
51 end
6641a883d6b0 Initial revision
boisy
parents:
diff changeset
52