annotate level1/dalpha/modules/makefile @ 2036:e482bb12a954

tano port
author boisy
date Sat, 22 Apr 2006 19:18:23 +0000
parents
children 2e37b5a0d4b3
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
2036
e482bb12a954 tano port
boisy
parents:
diff changeset
1 #
e482bb12a954 tano port
boisy
parents:
diff changeset
2 #modules/makefile
e482bb12a954 tano port
boisy
parents:
diff changeset
3 #
e482bb12a954 tano port
boisy
parents:
diff changeset
4 # 2005-04-24, P.Harvey-Smith,
e482bb12a954 tano port
boisy
parents:
diff changeset
5 # made descriptors for both 40 & 80 track drives for Dragon 64.
e482bb12a954 tano port
boisy
parents:
diff changeset
6 #
e482bb12a954 tano port
boisy
parents:
diff changeset
7 #
e482bb12a954 tano port
boisy
parents:
diff changeset
8 # 2005-05-31, P.Harvey-Smith,
e482bb12a954 tano port
boisy
parents:
diff changeset
9 # Steprate now passed in from ../makefile.dragon or ../makefile.dalpha
e482bb12a954 tano port
boisy
parents:
diff changeset
10 #
e482bb12a954 tano port
boisy
parents:
diff changeset
11 # 2005-12-31, P.Harvey-Smith,
e482bb12a954 tano port
boisy
parents:
diff changeset
12 # Fixed up for renamed video drivers.
e482bb12a954 tano port
boisy
parents:
diff changeset
13 #
e482bb12a954 tano port
boisy
parents:
diff changeset
14 # 2006-01-08, P.Harvey-Smith.
e482bb12a954 tano port
boisy
parents:
diff changeset
15 # Added descriptors for original Dragon Data single sided 5.25" drives.
e482bb12a954 tano port
boisy
parents:
diff changeset
16 # Pass step rate to boot_d64, so that boot module steprate set correctly.
e482bb12a954 tano port
boisy
parents:
diff changeset
17 #
e482bb12a954 tano port
boisy
parents:
diff changeset
18 # 2006-01-18, P.Harvey-Smith,
e482bb12a954 tano port
boisy
parents:
diff changeset
19 # Added ability to build for the Tano Dragon 64, using an RS-DOS
e482bb12a954 tano port
boisy
parents:
diff changeset
20 # disk controler and a 60Hz clock.
e482bb12a954 tano port
boisy
parents:
diff changeset
21 #
e482bb12a954 tano port
boisy
parents:
diff changeset
22
e482bb12a954 tano port
boisy
parents:
diff changeset
23 PORT = tano
e482bb12a954 tano port
boisy
parents:
diff changeset
24 include $(NITROS9DIR)/rules.mak
e482bb12a954 tano port
boisy
parents:
diff changeset
25
e482bb12a954 tano port
boisy
parents:
diff changeset
26 vpath %.asm $(6809L1)/modules
e482bb12a954 tano port
boisy
parents:
diff changeset
27
e482bb12a954 tano port
boisy
parents:
diff changeset
28 CLOCKELIM = -aRTCElim=1
e482bb12a954 tano port
boisy
parents:
diff changeset
29 CLOCKDISTO2 = -aRTCDsto2=1
e482bb12a954 tano port
boisy
parents:
diff changeset
30 CLOCKDISTO4 = -aRTCDsto4=1
e482bb12a954 tano port
boisy
parents:
diff changeset
31 CLOCKBNB = -aRTCBB=1
e482bb12a954 tano port
boisy
parents:
diff changeset
32 CLOCKSMART = -aRTCSmart=1 -aMPIFlag=1
e482bb12a954 tano port
boisy
parents:
diff changeset
33 CLOCKHARRIS = -aRTCHarrs=1
e482bb12a954 tano port
boisy
parents:
diff changeset
34 CLOCKCLOUD9 = -aRTCCloud9=1
e482bb12a954 tano port
boisy
parents:
diff changeset
35 CLOCKSOFT = -aRTCSoft=1
e482bb12a954 tano port
boisy
parents:
diff changeset
36 CLOCKMESSEMU = -aRTCMessEmu=1
e482bb12a954 tano port
boisy
parents:
diff changeset
37 CLOCKJVEMU = -aRTCJVEmu=1
e482bb12a954 tano port
boisy
parents:
diff changeset
38
e482bb12a954 tano port
boisy
parents:
diff changeset
39 DEPENDS = ./makefile
e482bb12a954 tano port
boisy
parents:
diff changeset
40 TPB = $(3RDPARTY)/booters
e482bb12a954 tano port
boisy
parents:
diff changeset
41
e482bb12a954 tano port
boisy
parents:
diff changeset
42 BOOTERS = boot_d64 boot_1773_tano boot_dalpha
e482bb12a954 tano port
boisy
parents:
diff changeset
43
e482bb12a954 tano port
boisy
parents:
diff changeset
44 BOOTTRACK = rel $(BOOTERS) rel_dalpha
e482bb12a954 tano port
boisy
parents:
diff changeset
45 KERNEL = krn krnp2
e482bb12a954 tano port
boisy
parents:
diff changeset
46 SYSMODS = ioman init sysgo_dd sysgo_h0
e482bb12a954 tano port
boisy
parents:
diff changeset
47
e482bb12a954 tano port
boisy
parents:
diff changeset
48 CLOCKS = clock_60hz clock_50hz \
e482bb12a954 tano port
boisy
parents:
diff changeset
49 clock2_elim clock2_disto2 clock2_disto4 clock2_bnb \
e482bb12a954 tano port
boisy
parents:
diff changeset
50 clock2_smart clock2_harris clock2_cloud9 clock2_soft \
e482bb12a954 tano port
boisy
parents:
diff changeset
51 clock2_messemu clock2_jvemu
e482bb12a954 tano port
boisy
parents:
diff changeset
52
e482bb12a954 tano port
boisy
parents:
diff changeset
53 RBF = rbf.mn \
e482bb12a954 tano port
boisy
parents:
diff changeset
54 ddisk.dr \
e482bb12a954 tano port
boisy
parents:
diff changeset
55 ddd0_40d_d64.dd d0_40d_d64.dd d1_40d_d64.dd d2_40d_d64.dd d3_40d_d64.dd \
e482bb12a954 tano port
boisy
parents:
diff changeset
56 ddd0_40s_d64.dd d0_40s_d64.dd d1_40s_d64.dd d2_40s_d64.dd d3_40s_d64.dd \
e482bb12a954 tano port
boisy
parents:
diff changeset
57 ddd0_80_d64.dd d0_80_d64.dd d1_80_d64.dd d2_80_d64.dd d3_80_d64.dd \
e482bb12a954 tano port
boisy
parents:
diff changeset
58 rb1773.dr \
e482bb12a954 tano port
boisy
parents:
diff changeset
59 ddd0_40d_d64tano.dd d0_40d_d64tano.dd d1_40d_d64tano.dd d2_40d_d64tano.dd d3_40d_d64tano.dd \
e482bb12a954 tano port
boisy
parents:
diff changeset
60 ddd0_80_d64tano.dd d0_80_d64tano.dd d1_80_d64tano.dd d2_80_d64tano.dd d3_80_d64tano.dd \
e482bb12a954 tano port
boisy
parents:
diff changeset
61 adisk.dr \
e482bb12a954 tano port
boisy
parents:
diff changeset
62 ddd0_dalpha.dd d0_dalpha.dd d1_dalpha.dd d2_dalpha.dd d3_dalpha.dd
e482bb12a954 tano port
boisy
parents:
diff changeset
63
e482bb12a954 tano port
boisy
parents:
diff changeset
64 SCF = scf.mn \
e482bb12a954 tano port
boisy
parents:
diff changeset
65 vrn.dr printer_d64.dr sspak.dr vtio.dr \
e482bb12a954 tano port
boisy
parents:
diff changeset
66 covdg.io cohr.io\
e482bb12a954 tano port
boisy
parents:
diff changeset
67 nil.dd p_d64.dd pipe.dd ssp.dd \
e482bb12a954 tano port
boisy
parents:
diff changeset
68 term_sc6551.dt t1.dd t2_sc6551.dd t3_sc6551.dt \
e482bb12a954 tano port
boisy
parents:
diff changeset
69 term32.dt term51.dt term80.dt t1_d64.dd p1_d64.dd
e482bb12a954 tano port
boisy
parents:
diff changeset
70
e482bb12a954 tano port
boisy
parents:
diff changeset
71 PIPE = pipeman.mn \
e482bb12a954 tano port
boisy
parents:
diff changeset
72 piper.dr \
e482bb12a954 tano port
boisy
parents:
diff changeset
73 pipe.dd
e482bb12a954 tano port
boisy
parents:
diff changeset
74
e482bb12a954 tano port
boisy
parents:
diff changeset
75 ALLOBJS = $(BOOTTRACK) $(KERNEL) $(SYSMODS) $(CLOCKS) $(RBF) $(SCF) $(PIPE)
e482bb12a954 tano port
boisy
parents:
diff changeset
76
e482bb12a954 tano port
boisy
parents:
diff changeset
77 all: $(ALLOBJS)
e482bb12a954 tano port
boisy
parents:
diff changeset
78
e482bb12a954 tano port
boisy
parents:
diff changeset
79 # Special cases
e482bb12a954 tano port
boisy
parents:
diff changeset
80
e482bb12a954 tano port
boisy
parents:
diff changeset
81 # Kernel
e482bb12a954 tano port
boisy
parents:
diff changeset
82 krn krnp2:
e482bb12a954 tano port
boisy
parents:
diff changeset
83 $(CD) kernel; make $@
e482bb12a954 tano port
boisy
parents:
diff changeset
84 $(CP) kernel/$@ .
e482bb12a954 tano port
boisy
parents:
diff changeset
85
e482bb12a954 tano port
boisy
parents:
diff changeset
86 boot_d64: boot_d64.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
87 $(AS) $< $(ASOUT)$@ $(AFLAGS) -aDNum=0 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
88
e482bb12a954 tano port
boisy
parents:
diff changeset
89 boot_1773_tano: boot_1773.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
90 $(AS) $< $(ASOUT)$@ $(AFLAGS) -aDNum=0 -aSTEP=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
91
e482bb12a954 tano port
boisy
parents:
diff changeset
92 boot_dalpha: boot_d64.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
93 $(AS) $< $(ASOUT)$@ $(AFLAGS) -aDNum=0 -aStep=$(STEP) -aDragonAlpha=1
e482bb12a954 tano port
boisy
parents:
diff changeset
94
e482bb12a954 tano port
boisy
parents:
diff changeset
95 # Clocks
e482bb12a954 tano port
boisy
parents:
diff changeset
96 clock_60hz: clock.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
97 $(AS) $(AFLAGS) $(ASOUT)$@ $< -aPwrLnFrq=60
e482bb12a954 tano port
boisy
parents:
diff changeset
98
e482bb12a954 tano port
boisy
parents:
diff changeset
99 clock_50hz: clock.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
100 $(AS) $(AFLAGS) $(ASOUT)$@ $< -aPwrLnFrq=50
e482bb12a954 tano port
boisy
parents:
diff changeset
101
e482bb12a954 tano port
boisy
parents:
diff changeset
102 clock2_bnb: clock2_ds1315.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
103 $(AS) $(AFLAGS) $(ASOUT)$@ $< -aBNB=1
e482bb12a954 tano port
boisy
parents:
diff changeset
104
e482bb12a954 tano port
boisy
parents:
diff changeset
105 clock2_cloud9: clock2_ds1315.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
106 $(AS) $(AFLAGS) $(ASOUT)$@ $< -aCLOUD9=1
e482bb12a954 tano port
boisy
parents:
diff changeset
107
e482bb12a954 tano port
boisy
parents:
diff changeset
108 #Terminals, vtio, is compiled with code to remap keyboad from CoCo to Dragon layout.
e482bb12a954 tano port
boisy
parents:
diff changeset
109 vtio.dr: vtio.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
110 $(AS) $(ASFLAGS) $(ASOUT)$@ $< -aDragonIO=1
e482bb12a954 tano port
boisy
parents:
diff changeset
111
e482bb12a954 tano port
boisy
parents:
diff changeset
112 # Floppy descriptors
e482bb12a954 tano port
boisy
parents:
diff changeset
113 SSDD35 = -aCyls=35 -aSides=1 -aSectTrk=18 -aSectTrk0=18 \
e482bb12a954 tano port
boisy
parents:
diff changeset
114 -aInterlv=2 -aSAS=8 -aDensity=1
e482bb12a954 tano port
boisy
parents:
diff changeset
115 SSDD40 = -aCyls=40 -aSides=1 -aSectTrk=18 -aSectTrk0=18 \
e482bb12a954 tano port
boisy
parents:
diff changeset
116 -aInterlv=2 -aSAS=8 -aDensity=1
e482bb12a954 tano port
boisy
parents:
diff changeset
117 DSDD40 = -aCyls=40 -aSides=2 -aSectTrk=18 -aSectTrk0=18 \
e482bb12a954 tano port
boisy
parents:
diff changeset
118 -aInterlv=2 -aSAS=8 -aDensity=1
e482bb12a954 tano port
boisy
parents:
diff changeset
119 SSDD80 = -aCyls=80 -aSides=1 -aSectTrk=18 -aSectTrk0=18 \
e482bb12a954 tano port
boisy
parents:
diff changeset
120 -aInterlv=2 -aSAS=8 -aDensity=1 -aD35
e482bb12a954 tano port
boisy
parents:
diff changeset
121 DSDD80 = -aCyls=80 -aSides=2 -aSectTrk=18 -aSectTrk0=18 \
e482bb12a954 tano port
boisy
parents:
diff changeset
122 -aInterlv=2 -aSAS=8 -aDensity=1 -aD35
e482bb12a954 tano port
boisy
parents:
diff changeset
123
e482bb12a954 tano port
boisy
parents:
diff changeset
124 #Dragon 64
e482bb12a954 tano port
boisy
parents:
diff changeset
125 #Dragon 64 Drives can be double or single sided, but assume
e482bb12a954 tano port
boisy
parents:
diff changeset
126 # that /d0 and /d1 are double sided 40 track.
e482bb12a954 tano port
boisy
parents:
diff changeset
127
e482bb12a954 tano port
boisy
parents:
diff changeset
128 ddd0_40d_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
129 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=0 -aDD=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
130
e482bb12a954 tano port
boisy
parents:
diff changeset
131 d0_40d_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
132 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=0 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
133
e482bb12a954 tano port
boisy
parents:
diff changeset
134 d1_40d_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
135 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
136
e482bb12a954 tano port
boisy
parents:
diff changeset
137 d2_40d_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
138 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=2 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
139
e482bb12a954 tano port
boisy
parents:
diff changeset
140 d3_40d_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
141 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=3 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
142
e482bb12a954 tano port
boisy
parents:
diff changeset
143 #Single sided 40 track drives.
e482bb12a954 tano port
boisy
parents:
diff changeset
144 ddd0_40s_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
145 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(SSDD40) -aDNum=0 -aDD=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
146
e482bb12a954 tano port
boisy
parents:
diff changeset
147 d0_40s_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
148 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(SSDD40) -aDNum=0 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
149
e482bb12a954 tano port
boisy
parents:
diff changeset
150 d1_40s_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
151 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(SSDD40) -aDNum=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
152
e482bb12a954 tano port
boisy
parents:
diff changeset
153 d2_40s_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
154 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(SSDD40) -aDNum=2 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
155
e482bb12a954 tano port
boisy
parents:
diff changeset
156 d3_40s_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
157 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(SSDD40) -aDNum=3 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
158
e482bb12a954 tano port
boisy
parents:
diff changeset
159
e482bb12a954 tano port
boisy
parents:
diff changeset
160 ddd0_80_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
161 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=0 -aDD=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
162
e482bb12a954 tano port
boisy
parents:
diff changeset
163 d0_80_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
164 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=0 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
165
e482bb12a954 tano port
boisy
parents:
diff changeset
166 d1_80_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
167 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
168
e482bb12a954 tano port
boisy
parents:
diff changeset
169 d2_80_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
170 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=2 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
171
e482bb12a954 tano port
boisy
parents:
diff changeset
172 d3_80_d64.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
173 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=3 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
174
e482bb12a954 tano port
boisy
parents:
diff changeset
175 #
e482bb12a954 tano port
boisy
parents:
diff changeset
176 #Tano Dragon 64, using rb1773 driver
e482bb12a954 tano port
boisy
parents:
diff changeset
177 # 40 track DS
e482bb12a954 tano port
boisy
parents:
diff changeset
178 ddd0_40d_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
179 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=0 -aDD=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
180
e482bb12a954 tano port
boisy
parents:
diff changeset
181 d0_40d_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
182 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=0 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
183
e482bb12a954 tano port
boisy
parents:
diff changeset
184 d1_40d_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
185 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
186
e482bb12a954 tano port
boisy
parents:
diff changeset
187 d2_40d_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
188 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=2 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
189
e482bb12a954 tano port
boisy
parents:
diff changeset
190 d3_40d_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
191 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD40) -aDNum=3 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
192
e482bb12a954 tano port
boisy
parents:
diff changeset
193 #80track DS
e482bb12a954 tano port
boisy
parents:
diff changeset
194 ddd0_80_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
195 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=0 -aDD=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
196
e482bb12a954 tano port
boisy
parents:
diff changeset
197 d0_80_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
198 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=0 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
199
e482bb12a954 tano port
boisy
parents:
diff changeset
200 d1_80_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
201 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
202
e482bb12a954 tano port
boisy
parents:
diff changeset
203 d2_80_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
204 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=2 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
205
e482bb12a954 tano port
boisy
parents:
diff changeset
206 d3_80_d64tano.dd: rb1773desc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
207 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=3 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
208
e482bb12a954 tano port
boisy
parents:
diff changeset
209
e482bb12a954 tano port
boisy
parents:
diff changeset
210 #Dragon Alpha
e482bb12a954 tano port
boisy
parents:
diff changeset
211 # Internal drives on Alpha are Single Sided 80 track.
e482bb12a954 tano port
boisy
parents:
diff changeset
212
e482bb12a954 tano port
boisy
parents:
diff changeset
213 ddd0_dalpha.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
214 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(SSDD80) -aDNum=0 -aDD=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
215
e482bb12a954 tano port
boisy
parents:
diff changeset
216 d0_dalpha.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
217 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(SSDD80) -aDNum=0 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
218
e482bb12a954 tano port
boisy
parents:
diff changeset
219 d1_dalpha.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
220 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(SSDD80) -aDNum=1 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
221
e482bb12a954 tano port
boisy
parents:
diff changeset
222 d2_dalpha.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
223 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=2 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
224
e482bb12a954 tano port
boisy
parents:
diff changeset
225 d3_dalpha.dd: ddiskdesc.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
226 $(AS) $< $(ASOUT)$@ $(AFLAGS) $(DSDD80) -aDNum=3 -aStep=$(STEP)
e482bb12a954 tano port
boisy
parents:
diff changeset
227
e482bb12a954 tano port
boisy
parents:
diff changeset
228 adisk.dr: ddisk.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
229 $(AS) $< $(ASOUT)$@ $(AFLAGS) -aDragonAlpha=1
e482bb12a954 tano port
boisy
parents:
diff changeset
230
e482bb12a954 tano port
boisy
parents:
diff changeset
231
e482bb12a954 tano port
boisy
parents:
diff changeset
232 rel: rel.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
233 $(AS) $(AFLAGS) $(ASOUT)$@ $< -aDragon64=1
e482bb12a954 tano port
boisy
parents:
diff changeset
234
e482bb12a954 tano port
boisy
parents:
diff changeset
235 rel_dalpha: rel.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
236 $(AS) $(AFLAGS) $(ASOUT)$@ $< -aDragon64=1 -aDragonAlpha=1
e482bb12a954 tano port
boisy
parents:
diff changeset
237
e482bb12a954 tano port
boisy
parents:
diff changeset
238
e482bb12a954 tano port
boisy
parents:
diff changeset
239 sysgo_dd: sysgo.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
240 $(AS) $(AFLAGS) $(ASOUT)$@ $< -aDD=1
e482bb12a954 tano port
boisy
parents:
diff changeset
241
e482bb12a954 tano port
boisy
parents:
diff changeset
242 sysgo_h0: sysgo.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
243 $(AS) $(AFLAGS) $(ASOUT)$@ $<
e482bb12a954 tano port
boisy
parents:
diff changeset
244
e482bb12a954 tano port
boisy
parents:
diff changeset
245 sysgo_d64: sysgo_d64.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
246 $(AS) $(AFLAGS) $(ASOUT)$@ $<
e482bb12a954 tano port
boisy
parents:
diff changeset
247
e482bb12a954 tano port
boisy
parents:
diff changeset
248 ddisk.dr: ddisk.asm
e482bb12a954 tano port
boisy
parents:
diff changeset
249 $(AS) $(AFLAGS) $(ASOUT)$@ -aUPGRADED32=$(UPGRADED32) $<
e482bb12a954 tano port
boisy
parents:
diff changeset
250
e482bb12a954 tano port
boisy
parents:
diff changeset
251
e482bb12a954 tano port
boisy
parents:
diff changeset
252 clean:
e482bb12a954 tano port
boisy
parents:
diff changeset
253 $(CD) kernel; make $@
e482bb12a954 tano port
boisy
parents:
diff changeset
254 $(RM) $(ALLOBJS)
e482bb12a954 tano port
boisy
parents:
diff changeset
255
e482bb12a954 tano port
boisy
parents:
diff changeset
256 showobjs:
e482bb12a954 tano port
boisy
parents:
diff changeset
257 @$(ECHO) $(ALLOBJS)
e482bb12a954 tano port
boisy
parents:
diff changeset
258
e482bb12a954 tano port
boisy
parents:
diff changeset
259 showboottrack:
e482bb12a954 tano port
boisy
parents:
diff changeset
260 @$(ECHO) $(BOOTTRACK)
e482bb12a954 tano port
boisy
parents:
diff changeset
261
e482bb12a954 tano port
boisy
parents:
diff changeset
262 showkernel:
e482bb12a954 tano port
boisy
parents:
diff changeset
263 @$(ECHO) $(KERNEL)
e482bb12a954 tano port
boisy
parents:
diff changeset
264
e482bb12a954 tano port
boisy
parents:
diff changeset
265 showsysmods:
e482bb12a954 tano port
boisy
parents:
diff changeset
266 @$(ECHO) $(SYSMODS)
e482bb12a954 tano port
boisy
parents:
diff changeset
267
e482bb12a954 tano port
boisy
parents:
diff changeset
268 showclocks:
e482bb12a954 tano port
boisy
parents:
diff changeset
269 @$(ECHO) $(CLOCKS)
e482bb12a954 tano port
boisy
parents:
diff changeset
270
e482bb12a954 tano port
boisy
parents:
diff changeset
271 showrbf:
e482bb12a954 tano port
boisy
parents:
diff changeset
272 @$(ECHO) $(RBF)
e482bb12a954 tano port
boisy
parents:
diff changeset
273
e482bb12a954 tano port
boisy
parents:
diff changeset
274 showscf:
e482bb12a954 tano port
boisy
parents:
diff changeset
275 @$(ECHO) $(SCF)
e482bb12a954 tano port
boisy
parents:
diff changeset
276
e482bb12a954 tano port
boisy
parents:
diff changeset
277 showpipe:
e482bb12a954 tano port
boisy
parents:
diff changeset
278 @$(ECHO) $(PIPE)
e482bb12a954 tano port
boisy
parents:
diff changeset
279
e482bb12a954 tano port
boisy
parents:
diff changeset
280 identify:
e482bb12a954 tano port
boisy
parents:
diff changeset
281 $(IDENT_SHORT) $(ALLOBJS)
e482bb12a954 tano port
boisy
parents:
diff changeset
282
e482bb12a954 tano port
boisy
parents:
diff changeset
283