|
0
|
1 /* 6809 Simulator V09.
|
|
|
2
|
|
|
3 created 1994,1995 by L.C. Benschop.
|
|
|
4 copyleft (c) 1994-2014 by the sbc09 team, see AUTHORS for more details.
|
|
|
5 license: GNU General Public License version 2, see LICENSE for more details.
|
|
|
6
|
|
|
7 This program simulates a 6809 processor.
|
|
|
8
|
|
|
9 System dependencies: short must be 16 bits.
|
|
|
10 char must be 8 bits.
|
|
|
11 long must be more than 16 bits.
|
|
|
12 arrays up to 65536 bytes must be supported.
|
|
|
13 machine must be twos complement.
|
|
|
14 Most Unix machines will work. For MSODS you need long pointers
|
|
|
15 and you may have to malloc() the mem array of 65536 bytes.
|
|
|
16
|
|
|
17 Special instructions:
|
|
|
18 SWI2 writes char to stdout from register B.
|
|
|
19 SWI3 reads char from stdout to register B, sets carry at EOF.
|
|
|
20 (or when no key available when using term control).
|
|
|
21 SWI retains its normal function.
|
|
|
22 CWAI and SYNC stop simulator.
|
|
|
23 Note: special instructions are gone for now.
|
|
|
24
|
|
|
25 ACIA emulation at port $E000
|
|
|
26
|
|
|
27 Note: BIG_ENDIAN option is no longer needed.
|
|
|
28 */
|
|
|
29
|
|
|
30 #include <stdio.h>
|
|
|
31 #include <unistd.h>
|
|
|
32
|
|
|
33 #define engine
|
|
|
34 #include "v09.h"
|
|
|
35
|
|
|
36 #define USLEEP 1000
|
|
|
37 Byte aca,acb;
|
|
|
38 Byte *breg=&aca,*areg=&acb;
|
|
|
39 static int tracetrick=0;
|
|
9
|
40 extern long romstart;
|
|
0
|
41
|
|
4
|
42 #ifdef USE_MMU
|
|
10
|
43
|
|
11
|
44 Byte * mem0(Byte *iphymem, Word adr, Byte *immu) {
|
|
18
|
45 if ((adr&0xfe00)==(IOPAGE&0xfe00)) return &mem[adr];
|
|
10
|
46 int addr = (immu[ (adr) >> 13 ] <<13 ) + ((adr) & 0x1fff );
|
|
|
47 return & iphymem[ addr ];
|
|
18
|
48 }
|
|
11
|
49
|
|
|
50 static Byte mem1(Byte *iphymem, Word adr, Byte *immu) {
|
|
18
|
51 if ((adr&0xfe00)==(IOPAGE&0xfe00)) return do_input(adr&0x1ff);
|
|
11
|
52 Byte *p = mem0(iphymem, adr, immu);
|
|
16
|
53 if(!(p-phymem>=rommemsize)) {
|
|
11
|
54 return *p;
|
|
|
55 } else {
|
|
|
56 return 0xff;
|
|
|
57 }
|
|
|
58 }
|
|
9
|
59
|
|
11
|
60 #define mem(a) mem1(iphymem,a,immu)
|
|
|
61
|
|
18
|
62 #define SETBYTE(a,n) { \
|
|
|
63 Word adr = a; \
|
|
|
64 if ((adr&0xfe00)==(IOPAGE&0xfe00)) { \
|
|
|
65 do_output(adr&0x1ff,n); \
|
|
|
66 immu = mmu; \
|
|
|
67 } else {\
|
|
|
68 Byte *p = mem0(iphymem, adr,immu); \
|
|
|
69 if(!(p-phymem>=romstart)) { \
|
|
|
70 *p=n; \
|
|
|
71 } \
|
|
|
72 } \
|
|
|
73 }
|
|
11
|
74
|
|
9
|
75
|
|
4
|
76 #else
|
|
9
|
77
|
|
11
|
78 static Byte mem1(Word adr) {
|
|
18
|
79 if ((adr&0xfe00)==(IOPAGE&0xfe00)) return do_input(adr&0x1ff);
|
|
11
|
80 return mem[adr];
|
|
|
81 }
|
|
|
82
|
|
|
83 static void SETBYTE1(Word a,Byte n) {
|
|
18
|
84 if ((a&0xfe00)==(IOPAGE&0xfe00)) do_output(a&0x1ff,n);
|
|
11
|
85 if(!(a>=romstart))mem[a]=n;
|
|
|
86 }
|
|
|
87 #define mem(a) mem1(a)
|
|
|
88 #define SETBYTE(a,n) SETBYTE1(a,n);
|
|
|
89
|
|
|
90 #endif
|
|
4
|
91
|
|
|
92 #define GETWORD(a) (mem(a)<<8|mem((a)+1))
|
|
11
|
93 #define SETWORD(a,n) {Word a1=a;SETBYTE(a1,n>>8);SETBYTE(a1+1,n);}
|
|
9
|
94
|
|
11
|
95 /* Macros for load and store of accumulators. Can be modified to check
|
|
|
96 for port addresses */
|
|
|
97 // #define LOADAC(reg) if((eaddr&0xff00)!=(IOPAGE&0xff00))reg=mem(eaddr);else\
|
|
|
98 // reg=do_input(eaddr&0xff);
|
|
|
99 // #define STOREAC(reg) if((eaddr&0xff00)!=(IOPAGE&0xff00))SETBYTE(eaddr,reg)else\
|
|
|
100 // do_output(eaddr&0xff,reg);
|
|
9
|
101
|
|
0
|
102 /* Two bytes of a word are fetched separately because of
|
|
|
103 the possible wrap-around at address $ffff and alignment
|
|
|
104 */
|
|
|
105
|
|
4
|
106 #define IMMBYTE(b) b=mem(ipcreg++);
|
|
0
|
107 #define IMMWORD(w) {w=GETWORD(ipcreg);ipcreg+=2;}
|
|
|
108
|
|
|
109 #define PUSHBYTE(b) {--isreg;SETBYTE(isreg,b)}
|
|
|
110 #define PUSHWORD(w) {isreg-=2;SETWORD(isreg,w)}
|
|
4
|
111 #define PULLBYTE(b) b=mem(isreg++);
|
|
0
|
112 #define PULLWORD(w) {w=GETWORD(isreg);isreg+=2;}
|
|
|
113 #define PSHUBYTE(b) {--iureg;SETBYTE(iureg,b)}
|
|
|
114 #define PSHUWORD(w) {iureg-=2;SETWORD(iureg,w)}
|
|
4
|
115 #define PULUBYTE(b) b=mem(iureg++);
|
|
0
|
116 #define PULUWORD(w) {w=GETWORD(iureg);iureg+=2;}
|
|
|
117
|
|
|
118 #define SIGNED(b) ((Word)(b&0x80?b|0xff00:b))
|
|
|
119
|
|
|
120 #define GETDREG ((iareg<<8)|ibreg)
|
|
|
121 #define SETDREG(n) {iareg=(n)>>8;ibreg=(n);}
|
|
|
122
|
|
|
123 /* Macros for addressing modes (postbytes have their own code) */
|
|
|
124 #define DIRECT {IMMBYTE(eaddr) eaddr|=(idpreg<<8);}
|
|
|
125 #define IMM8 {eaddr=ipcreg++;}
|
|
|
126 #define IMM16 {eaddr=ipcreg;ipcreg+=2;}
|
|
|
127 #define EXTENDED {IMMWORD(eaddr)}
|
|
|
128
|
|
|
129 /* macros to set status flags */
|
|
|
130 #define SEC iccreg|=0x01;
|
|
|
131 #define CLC iccreg&=0xfe;
|
|
|
132 #define SEZ iccreg|=0x04;
|
|
|
133 #define CLZ iccreg&=0xfb;
|
|
|
134 #define SEN iccreg|=0x08;
|
|
|
135 #define CLN iccreg&=0xf7;
|
|
|
136 #define SEV iccreg|=0x02;
|
|
|
137 #define CLV iccreg&=0xfd;
|
|
|
138 #define SEH iccreg|=0x20;
|
|
|
139 #define CLH iccreg&=0xdf;
|
|
|
140
|
|
|
141 /* set N and Z flags depending on 8 or 16 bit result */
|
|
|
142 #define SETNZ8(b) {if(b)CLZ else SEZ if(b&0x80)SEN else CLN}
|
|
|
143 #define SETNZ16(b) {if(b)CLZ else SEZ if(b&0x8000)SEN else CLN}
|
|
|
144
|
|
|
145 #define SETSTATUS(a,b,res) if((a^b^res)&0x10) SEH else CLH \
|
|
|
146 if((a^b^res^(res>>1))&0x80)SEV else CLV \
|
|
|
147 if(res&0x100)SEC else CLC SETNZ8((Byte)res)
|
|
|
148
|
|
|
149 #define SETSTATUSD(a,b,res) {if(res&0x10000) SEC else CLC \
|
|
|
150 if(((res>>1)^a^b^res)&0x8000) SEV else CLV \
|
|
|
151 SETNZ16((Word)res)}
|
|
|
152
|
|
|
153 /* Macros for branch instructions */
|
|
|
154 #define BRANCH(f) if(!iflag){IMMBYTE(tb) if(f)ipcreg+=SIGNED(tb);}\
|
|
|
155 else{IMMWORD(tw) if(f)ipcreg+=tw;}
|
|
|
156 #define NXORV ((iccreg&0x08)^((iccreg&0x02)<<2))
|
|
|
157
|
|
|
158 /* MAcros for setting/getting registers in TFR/EXG instructions */
|
|
|
159 #define GETREG(val,reg) switch(reg) {\
|
|
|
160 case 0: val=GETDREG;break;\
|
|
|
161 case 1: val=ixreg;break;\
|
|
|
162 case 2: val=iyreg;break;\
|
|
|
163 case 3: val=iureg;break;\
|
|
|
164 case 4: val=isreg;break;\
|
|
|
165 case 5: val=ipcreg;break;\
|
|
|
166 case 8: val=iareg;break;\
|
|
|
167 case 9: val=ibreg;break;\
|
|
|
168 case 10: val=iccreg;break;\
|
|
|
169 case 11: val=idpreg;break;}
|
|
|
170
|
|
|
171 #define SETREG(val,reg) switch(reg) {\
|
|
|
172 case 0: SETDREG(val) break;\
|
|
|
173 case 1: ixreg=val;break;\
|
|
|
174 case 2: iyreg=val;break;\
|
|
|
175 case 3: iureg=val;break;\
|
|
|
176 case 4: isreg=val;break;\
|
|
|
177 case 5: ipcreg=val;break;\
|
|
|
178 case 8: iareg=val;break;\
|
|
|
179 case 9: ibreg=val;break;\
|
|
|
180 case 10: iccreg=val;break;\
|
|
|
181 case 11: idpreg=val;break;}
|
|
|
182
|
|
11
|
183
|
|
|
184 #define LOADAC(reg) reg=mem(eaddr);
|
|
|
185 #define STOREAC(reg) SETBYTE(eaddr,reg);
|
|
0
|
186
|
|
|
187 #define LOADREGS ixreg=xreg;iyreg=yreg;\
|
|
|
188 iureg=ureg;isreg=sreg;\
|
|
|
189 ipcreg=pcreg;\
|
|
|
190 iareg=*areg;ibreg=*breg;\
|
|
4
|
191 idpreg=dpreg;iccreg=ccreg;immu=mmu;
|
|
0
|
192
|
|
|
193 #define SAVEREGS xreg=ixreg;yreg=iyreg;\
|
|
|
194 ureg=iureg;sreg=isreg;\
|
|
|
195 pcreg=ipcreg;\
|
|
|
196 *areg=iareg;*breg=ibreg;\
|
|
4
|
197 dpreg=idpreg;ccreg=iccreg;mmu=immu;
|
|
0
|
198
|
|
|
199
|
|
|
200 unsigned char haspostbyte[] = {
|
|
|
201 /*0*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
202 /*1*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
203 /*2*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
204 /*3*/ 1,1,1,1,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
205 /*4*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
206 /*5*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
207 /*6*/ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,
|
|
|
208 /*7*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
209 /*8*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
210 /*9*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
211 /*A*/ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,
|
|
|
212 /*B*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
213 /*C*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
214 /*D*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
215 /*E*/ 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,
|
|
|
216 /*F*/ 0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
|
|
|
217 };
|
|
|
218
|
|
9
|
219 extern char *prog ;
|
|
|
220
|
|
0
|
221 void interpr(void)
|
|
|
222 {
|
|
|
223 Word ixreg,iyreg,iureg,isreg,ipcreg;
|
|
|
224 Byte idpreg,iccreg,iareg,ibreg;
|
|
|
225 /* Make local variables for the registers. On a real processor (non-Intel)
|
|
|
226 these could be implemented as fast registers. */
|
|
|
227 Word eaddr; /* effective address */
|
|
|
228 Byte ireg; /* instruction register */
|
|
|
229 Byte iflag; /* flag to indicate $10 or $11 prebyte */
|
|
|
230 Byte tb;Word tw;
|
|
4
|
231 Byte *immu = 0;
|
|
|
232 #ifdef USE_MMU
|
|
|
233 Byte *iphymem = (Byte *)phymem;
|
|
|
234 #endif
|
|
0
|
235 LOADREGS
|
|
|
236 for(;;){
|
|
|
237 if(attention) {
|
|
9
|
238 if(tracing && ipcreg>=tracelo && ipcreg<=tracehi) {
|
|
|
239 SAVEREGS
|
|
|
240 #ifdef USE_MMU
|
|
18
|
241 Byte *phyadr = mem0(phymem,ipcreg,immu);
|
|
|
242 prog = (char *)(phyadr - ipcreg);
|
|
9
|
243 #endif
|
|
|
244 do_trace(tracefile);
|
|
|
245 }
|
|
0
|
246 if(escape){ SAVEREGS do_escape(); LOADREGS }
|
|
|
247 if(irq) {
|
|
|
248 if(irq==1&&!(iccreg&0x10)) { /* standard IRQ */
|
|
|
249 PUSHWORD(ipcreg)
|
|
|
250 PUSHWORD(iureg)
|
|
|
251 PUSHWORD(iyreg)
|
|
|
252 PUSHWORD(ixreg)
|
|
|
253 PUSHBYTE(idpreg)
|
|
|
254 PUSHBYTE(ibreg)
|
|
|
255 PUSHBYTE(iareg)
|
|
13
|
256 iccreg|=0x80;
|
|
0
|
257 PUSHBYTE(iccreg)
|
|
|
258 iccreg|=0x90;
|
|
|
259 ipcreg=GETWORD(0xfff8);
|
|
|
260 }
|
|
|
261 if(irq==2&&!(iccreg&0x40)) { /* Fast IRQ */
|
|
|
262 PUSHWORD(ipcreg)
|
|
13
|
263 iccreg&=0x7f;
|
|
0
|
264 PUSHBYTE(iccreg)
|
|
|
265 iccreg|=0x50;
|
|
|
266 ipcreg=GETWORD(0xfff6);
|
|
|
267 }
|
|
|
268 if(!tracing)attention=0;
|
|
|
269 irq=0;
|
|
|
270 }
|
|
|
271 }
|
|
|
272 iflag=0;
|
|
|
273 flaginstr: /* $10 and $11 instructions return here */
|
|
4
|
274 ireg=mem(ipcreg++);
|
|
0
|
275 if(haspostbyte[ireg]) {
|
|
4
|
276 Byte postbyte=mem(ipcreg++);
|
|
0
|
277 switch(postbyte) {
|
|
|
278 case 0x00: eaddr=ixreg;break;
|
|
|
279 case 0x01: eaddr=ixreg+1;break;
|
|
|
280 case 0x02: eaddr=ixreg+2;break;
|
|
|
281 case 0x03: eaddr=ixreg+3;break;
|
|
|
282 case 0x04: eaddr=ixreg+4;break;
|
|
|
283 case 0x05: eaddr=ixreg+5;break;
|
|
|
284 case 0x06: eaddr=ixreg+6;break;
|
|
|
285 case 0x07: eaddr=ixreg+7;break;
|
|
|
286 case 0x08: eaddr=ixreg+8;break;
|
|
|
287 case 0x09: eaddr=ixreg+9;break;
|
|
|
288 case 0x0A: eaddr=ixreg+10;break;
|
|
|
289 case 0x0B: eaddr=ixreg+11;break;
|
|
|
290 case 0x0C: eaddr=ixreg+12;break;
|
|
|
291 case 0x0D: eaddr=ixreg+13;break;
|
|
|
292 case 0x0E: eaddr=ixreg+14;break;
|
|
|
293 case 0x0F: eaddr=ixreg+15;break;
|
|
|
294 case 0x10: eaddr=ixreg-16;break;
|
|
|
295 case 0x11: eaddr=ixreg-15;break;
|
|
|
296 case 0x12: eaddr=ixreg-14;break;
|
|
|
297 case 0x13: eaddr=ixreg-13;break;
|
|
|
298 case 0x14: eaddr=ixreg-12;break;
|
|
|
299 case 0x15: eaddr=ixreg-11;break;
|
|
|
300 case 0x16: eaddr=ixreg-10;break;
|
|
|
301 case 0x17: eaddr=ixreg-9;break;
|
|
|
302 case 0x18: eaddr=ixreg-8;break;
|
|
|
303 case 0x19: eaddr=ixreg-7;break;
|
|
|
304 case 0x1A: eaddr=ixreg-6;break;
|
|
|
305 case 0x1B: eaddr=ixreg-5;break;
|
|
|
306 case 0x1C: eaddr=ixreg-4;break;
|
|
|
307 case 0x1D: eaddr=ixreg-3;break;
|
|
|
308 case 0x1E: eaddr=ixreg-2;break;
|
|
|
309 case 0x1F: eaddr=ixreg-1;break;
|
|
|
310 case 0x20: eaddr=iyreg;break;
|
|
|
311 case 0x21: eaddr=iyreg+1;break;
|
|
|
312 case 0x22: eaddr=iyreg+2;break;
|
|
|
313 case 0x23: eaddr=iyreg+3;break;
|
|
|
314 case 0x24: eaddr=iyreg+4;break;
|
|
|
315 case 0x25: eaddr=iyreg+5;break;
|
|
|
316 case 0x26: eaddr=iyreg+6;break;
|
|
|
317 case 0x27: eaddr=iyreg+7;break;
|
|
|
318 case 0x28: eaddr=iyreg+8;break;
|
|
|
319 case 0x29: eaddr=iyreg+9;break;
|
|
|
320 case 0x2A: eaddr=iyreg+10;break;
|
|
|
321 case 0x2B: eaddr=iyreg+11;break;
|
|
|
322 case 0x2C: eaddr=iyreg+12;break;
|
|
|
323 case 0x2D: eaddr=iyreg+13;break;
|
|
|
324 case 0x2E: eaddr=iyreg+14;break;
|
|
|
325 case 0x2F: eaddr=iyreg+15;break;
|
|
|
326 case 0x30: eaddr=iyreg-16;break;
|
|
|
327 case 0x31: eaddr=iyreg-15;break;
|
|
|
328 case 0x32: eaddr=iyreg-14;break;
|
|
|
329 case 0x33: eaddr=iyreg-13;break;
|
|
|
330 case 0x34: eaddr=iyreg-12;break;
|
|
|
331 case 0x35: eaddr=iyreg-11;break;
|
|
|
332 case 0x36: eaddr=iyreg-10;break;
|
|
|
333 case 0x37: eaddr=iyreg-9;break;
|
|
|
334 case 0x38: eaddr=iyreg-8;break;
|
|
|
335 case 0x39: eaddr=iyreg-7;break;
|
|
|
336 case 0x3A: eaddr=iyreg-6;break;
|
|
|
337 case 0x3B: eaddr=iyreg-5;break;
|
|
|
338 case 0x3C: eaddr=iyreg-4;break;
|
|
|
339 case 0x3D: eaddr=iyreg-3;break;
|
|
|
340 case 0x3E: eaddr=iyreg-2;break;
|
|
|
341 case 0x3F: eaddr=iyreg-1;break;
|
|
|
342 case 0x40: eaddr=iureg;break;
|
|
|
343 case 0x41: eaddr=iureg+1;break;
|
|
|
344 case 0x42: eaddr=iureg+2;break;
|
|
|
345 case 0x43: eaddr=iureg+3;break;
|
|
|
346 case 0x44: eaddr=iureg+4;break;
|
|
|
347 case 0x45: eaddr=iureg+5;break;
|
|
|
348 case 0x46: eaddr=iureg+6;break;
|
|
|
349 case 0x47: eaddr=iureg+7;break;
|
|
|
350 case 0x48: eaddr=iureg+8;break;
|
|
|
351 case 0x49: eaddr=iureg+9;break;
|
|
|
352 case 0x4A: eaddr=iureg+10;break;
|
|
|
353 case 0x4B: eaddr=iureg+11;break;
|
|
|
354 case 0x4C: eaddr=iureg+12;break;
|
|
|
355 case 0x4D: eaddr=iureg+13;break;
|
|
|
356 case 0x4E: eaddr=iureg+14;break;
|
|
|
357 case 0x4F: eaddr=iureg+15;break;
|
|
|
358 case 0x50: eaddr=iureg-16;break;
|
|
|
359 case 0x51: eaddr=iureg-15;break;
|
|
|
360 case 0x52: eaddr=iureg-14;break;
|
|
|
361 case 0x53: eaddr=iureg-13;break;
|
|
|
362 case 0x54: eaddr=iureg-12;break;
|
|
|
363 case 0x55: eaddr=iureg-11;break;
|
|
|
364 case 0x56: eaddr=iureg-10;break;
|
|
|
365 case 0x57: eaddr=iureg-9;break;
|
|
|
366 case 0x58: eaddr=iureg-8;break;
|
|
|
367 case 0x59: eaddr=iureg-7;break;
|
|
|
368 case 0x5A: eaddr=iureg-6;break;
|
|
|
369 case 0x5B: eaddr=iureg-5;break;
|
|
|
370 case 0x5C: eaddr=iureg-4;break;
|
|
|
371 case 0x5D: eaddr=iureg-3;break;
|
|
|
372 case 0x5E: eaddr=iureg-2;break;
|
|
|
373 case 0x5F: eaddr=iureg-1;break;
|
|
|
374 case 0x60: eaddr=isreg;break;
|
|
|
375 case 0x61: eaddr=isreg+1;break;
|
|
|
376 case 0x62: eaddr=isreg+2;break;
|
|
|
377 case 0x63: eaddr=isreg+3;break;
|
|
|
378 case 0x64: eaddr=isreg+4;break;
|
|
|
379 case 0x65: eaddr=isreg+5;break;
|
|
|
380 case 0x66: eaddr=isreg+6;break;
|
|
|
381 case 0x67: eaddr=isreg+7;break;
|
|
|
382 case 0x68: eaddr=isreg+8;break;
|
|
|
383 case 0x69: eaddr=isreg+9;break;
|
|
|
384 case 0x6A: eaddr=isreg+10;break;
|
|
|
385 case 0x6B: eaddr=isreg+11;break;
|
|
|
386 case 0x6C: eaddr=isreg+12;break;
|
|
|
387 case 0x6D: eaddr=isreg+13;break;
|
|
|
388 case 0x6E: eaddr=isreg+14;break;
|
|
|
389 case 0x6F: eaddr=isreg+15;break;
|
|
|
390 case 0x70: eaddr=isreg-16;break;
|
|
|
391 case 0x71: eaddr=isreg-15;break;
|
|
|
392 case 0x72: eaddr=isreg-14;break;
|
|
|
393 case 0x73: eaddr=isreg-13;break;
|
|
|
394 case 0x74: eaddr=isreg-12;break;
|
|
|
395 case 0x75: eaddr=isreg-11;break;
|
|
|
396 case 0x76: eaddr=isreg-10;break;
|
|
|
397 case 0x77: eaddr=isreg-9;break;
|
|
|
398 case 0x78: eaddr=isreg-8;break;
|
|
|
399 case 0x79: eaddr=isreg-7;break;
|
|
|
400 case 0x7A: eaddr=isreg-6;break;
|
|
|
401 case 0x7B: eaddr=isreg-5;break;
|
|
|
402 case 0x7C: eaddr=isreg-4;break;
|
|
|
403 case 0x7D: eaddr=isreg-3;break;
|
|
|
404 case 0x7E: eaddr=isreg-2;break;
|
|
|
405 case 0x7F: eaddr=isreg-1;break;
|
|
|
406 case 0x80: eaddr=ixreg;ixreg++;break;
|
|
|
407 case 0x81: eaddr=ixreg;ixreg+=2;break;
|
|
|
408 case 0x82: ixreg--;eaddr=ixreg;break;
|
|
|
409 case 0x83: ixreg-=2;eaddr=ixreg;break;
|
|
|
410 case 0x84: eaddr=ixreg;break;
|
|
|
411 case 0x85: eaddr=ixreg+SIGNED(ibreg);break;
|
|
|
412 case 0x86: eaddr=ixreg+SIGNED(iareg);break;
|
|
|
413 case 0x87: eaddr=0;break; /*ILELGAL*/
|
|
|
414 case 0x88: IMMBYTE(eaddr);eaddr=ixreg+SIGNED(eaddr);break;
|
|
|
415 case 0x89: IMMWORD(eaddr);eaddr+=ixreg;break;
|
|
|
416 case 0x8A: eaddr=0;break; /*ILLEGAL*/
|
|
|
417 case 0x8B: eaddr=ixreg+GETDREG;break;
|
|
|
418 case 0x8C: IMMBYTE(eaddr);eaddr=ipcreg+SIGNED(eaddr);break;
|
|
|
419 case 0x8D: IMMWORD(eaddr);eaddr+=ipcreg;break;
|
|
|
420 case 0x8E: eaddr=0;break; /*ILLEGAL*/
|
|
|
421 case 0x8F: IMMWORD(eaddr);break;
|
|
|
422 case 0x90: eaddr=ixreg;ixreg++;eaddr=GETWORD(eaddr);break;
|
|
|
423 case 0x91: eaddr=ixreg;ixreg+=2;eaddr=GETWORD(eaddr);break;
|
|
|
424 case 0x92: ixreg--;eaddr=ixreg;eaddr=GETWORD(eaddr);break;
|
|
|
425 case 0x93: ixreg-=2;eaddr=ixreg;eaddr=GETWORD(eaddr);break;
|
|
|
426 case 0x94: eaddr=ixreg;eaddr=GETWORD(eaddr);break;
|
|
|
427 case 0x95: eaddr=ixreg+SIGNED(ibreg);eaddr=GETWORD(eaddr);break;
|
|
|
428 case 0x96: eaddr=ixreg+SIGNED(iareg);eaddr=GETWORD(eaddr);break;
|
|
|
429 case 0x97: eaddr=0;break; /*ILELGAL*/
|
|
|
430 case 0x98: IMMBYTE(eaddr);eaddr=ixreg+SIGNED(eaddr);
|
|
|
431 eaddr=GETWORD(eaddr);break;
|
|
|
432 case 0x99: IMMWORD(eaddr);eaddr+=ixreg;eaddr=GETWORD(eaddr);break;
|
|
|
433 case 0x9A: eaddr=0;break; /*ILLEGAL*/
|
|
|
434 case 0x9B: eaddr=ixreg+GETDREG;eaddr=GETWORD(eaddr);break;
|
|
|
435 case 0x9C: IMMBYTE(eaddr);eaddr=ipcreg+SIGNED(eaddr);
|
|
|
436 eaddr=GETWORD(eaddr);break;
|
|
|
437 case 0x9D: IMMWORD(eaddr);eaddr+=ipcreg;eaddr=GETWORD(eaddr);break;
|
|
|
438 case 0x9E: eaddr=0;break; /*ILLEGAL*/
|
|
|
439 case 0x9F: IMMWORD(eaddr);eaddr=GETWORD(eaddr);break;
|
|
|
440 case 0xA0: eaddr=iyreg;iyreg++;break;
|
|
|
441 case 0xA1: eaddr=iyreg;iyreg+=2;break;
|
|
|
442 case 0xA2: iyreg--;eaddr=iyreg;break;
|
|
|
443 case 0xA3: iyreg-=2;eaddr=iyreg;break;
|
|
|
444 case 0xA4: eaddr=iyreg;break;
|
|
|
445 case 0xA5: eaddr=iyreg+SIGNED(ibreg);break;
|
|
|
446 case 0xA6: eaddr=iyreg+SIGNED(iareg);break;
|
|
|
447 case 0xA7: eaddr=0;break; /*ILELGAL*/
|
|
|
448 case 0xA8: IMMBYTE(eaddr);eaddr=iyreg+SIGNED(eaddr);break;
|
|
|
449 case 0xA9: IMMWORD(eaddr);eaddr+=iyreg;break;
|
|
|
450 case 0xAA: eaddr=0;break; /*ILLEGAL*/
|
|
|
451 case 0xAB: eaddr=iyreg+GETDREG;break;
|
|
|
452 case 0xAC: IMMBYTE(eaddr);eaddr=ipcreg+SIGNED(eaddr);break;
|
|
|
453 case 0xAD: IMMWORD(eaddr);eaddr+=ipcreg;break;
|
|
|
454 case 0xAE: eaddr=0;break; /*ILLEGAL*/
|
|
|
455 case 0xAF: IMMWORD(eaddr);break;
|
|
|
456 case 0xB0: eaddr=iyreg;iyreg++;eaddr=GETWORD(eaddr);break;
|
|
|
457 case 0xB1: eaddr=iyreg;iyreg+=2;eaddr=GETWORD(eaddr);break;
|
|
|
458 case 0xB2: iyreg--;eaddr=iyreg;eaddr=GETWORD(eaddr);break;
|
|
|
459 case 0xB3: iyreg-=2;eaddr=iyreg;eaddr=GETWORD(eaddr);break;
|
|
|
460 case 0xB4: eaddr=iyreg;eaddr=GETWORD(eaddr);break;
|
|
|
461 case 0xB5: eaddr=iyreg+SIGNED(ibreg);eaddr=GETWORD(eaddr);break;
|
|
|
462 case 0xB6: eaddr=iyreg+SIGNED(iareg);eaddr=GETWORD(eaddr);break;
|
|
|
463 case 0xB7: eaddr=0;break; /*ILELGAL*/
|
|
|
464 case 0xB8: IMMBYTE(eaddr);eaddr=iyreg+SIGNED(eaddr);
|
|
|
465 eaddr=GETWORD(eaddr);break;
|
|
|
466 case 0xB9: IMMWORD(eaddr);eaddr+=iyreg;eaddr=GETWORD(eaddr);break;
|
|
|
467 case 0xBA: eaddr=0;break; /*ILLEGAL*/
|
|
|
468 case 0xBB: eaddr=iyreg+GETDREG;eaddr=GETWORD(eaddr);break;
|
|
|
469 case 0xBC: IMMBYTE(eaddr);eaddr=ipcreg+SIGNED(eaddr);
|
|
|
470 eaddr=GETWORD(eaddr);break;
|
|
|
471 case 0xBD: IMMWORD(eaddr);eaddr+=ipcreg;eaddr=GETWORD(eaddr);break;
|
|
|
472 case 0xBE: eaddr=0;break; /*ILLEGAL*/
|
|
|
473 case 0xBF: IMMWORD(eaddr);eaddr=GETWORD(eaddr);break;
|
|
|
474 case 0xC0: eaddr=iureg;iureg++;break;
|
|
|
475 case 0xC1: eaddr=iureg;iureg+=2;break;
|
|
|
476 case 0xC2: iureg--;eaddr=iureg;break;
|
|
|
477 case 0xC3: iureg-=2;eaddr=iureg;break;
|
|
|
478 case 0xC4: eaddr=iureg;break;
|
|
|
479 case 0xC5: eaddr=iureg+SIGNED(ibreg);break;
|
|
|
480 case 0xC6: eaddr=iureg+SIGNED(iareg);break;
|
|
|
481 case 0xC7: eaddr=0;break; /*ILELGAL*/
|
|
|
482 case 0xC8: IMMBYTE(eaddr);eaddr=iureg+SIGNED(eaddr);break;
|
|
|
483 case 0xC9: IMMWORD(eaddr);eaddr+=iureg;break;
|
|
|
484 case 0xCA: eaddr=0;break; /*ILLEGAL*/
|
|
|
485 case 0xCB: eaddr=iureg+GETDREG;break;
|
|
|
486 case 0xCC: IMMBYTE(eaddr);eaddr=ipcreg+SIGNED(eaddr);break;
|
|
|
487 case 0xCD: IMMWORD(eaddr);eaddr+=ipcreg;break;
|
|
|
488 case 0xCE: eaddr=0;break; /*ILLEGAL*/
|
|
|
489 case 0xCF: IMMWORD(eaddr);break;
|
|
|
490 case 0xD0: eaddr=iureg;iureg++;eaddr=GETWORD(eaddr);break;
|
|
|
491 case 0xD1: eaddr=iureg;iureg+=2;eaddr=GETWORD(eaddr);break;
|
|
|
492 case 0xD2: iureg--;eaddr=iureg;eaddr=GETWORD(eaddr);break;
|
|
|
493 case 0xD3: iureg-=2;eaddr=iureg;eaddr=GETWORD(eaddr);break;
|
|
|
494 case 0xD4: eaddr=iureg;eaddr=GETWORD(eaddr);break;
|
|
|
495 case 0xD5: eaddr=iureg+SIGNED(ibreg);eaddr=GETWORD(eaddr);break;
|
|
|
496 case 0xD6: eaddr=iureg+SIGNED(iareg);eaddr=GETWORD(eaddr);break;
|
|
|
497 case 0xD7: eaddr=0;break; /*ILELGAL*/
|
|
|
498 case 0xD8: IMMBYTE(eaddr);eaddr=iureg+SIGNED(eaddr);
|
|
|
499 eaddr=GETWORD(eaddr);break;
|
|
|
500 case 0xD9: IMMWORD(eaddr);eaddr+=iureg;eaddr=GETWORD(eaddr);break;
|
|
|
501 case 0xDA: eaddr=0;break; /*ILLEGAL*/
|
|
|
502 case 0xDB: eaddr=iureg+GETDREG;eaddr=GETWORD(eaddr);break;
|
|
|
503 case 0xDC: IMMBYTE(eaddr);eaddr=ipcreg+SIGNED(eaddr);
|
|
|
504 eaddr=GETWORD(eaddr);break;
|
|
|
505 case 0xDD: IMMWORD(eaddr);eaddr+=ipcreg;eaddr=GETWORD(eaddr);break;
|
|
|
506 case 0xDE: eaddr=0;break; /*ILLEGAL*/
|
|
|
507 case 0xDF: IMMWORD(eaddr);eaddr=GETWORD(eaddr);break;
|
|
|
508 case 0xE0: eaddr=isreg;isreg++;break;
|
|
|
509 case 0xE1: eaddr=isreg;isreg+=2;break;
|
|
|
510 case 0xE2: isreg--;eaddr=isreg;break;
|
|
|
511 case 0xE3: isreg-=2;eaddr=isreg;break;
|
|
|
512 case 0xE4: eaddr=isreg;break;
|
|
|
513 case 0xE5: eaddr=isreg+SIGNED(ibreg);break;
|
|
|
514 case 0xE6: eaddr=isreg+SIGNED(iareg);break;
|
|
|
515 case 0xE7: eaddr=0;break; /*ILELGAL*/
|
|
|
516 case 0xE8: IMMBYTE(eaddr);eaddr=isreg+SIGNED(eaddr);break;
|
|
|
517 case 0xE9: IMMWORD(eaddr);eaddr+=isreg;break;
|
|
|
518 case 0xEA: eaddr=0;break; /*ILLEGAL*/
|
|
|
519 case 0xEB: eaddr=isreg+GETDREG;break;
|
|
|
520 case 0xEC: IMMBYTE(eaddr);eaddr=ipcreg+SIGNED(eaddr);break;
|
|
|
521 case 0xED: IMMWORD(eaddr);eaddr+=ipcreg;break;
|
|
|
522 case 0xEE: eaddr=0;break; /*ILLEGAL*/
|
|
|
523 case 0xEF: IMMWORD(eaddr);break;
|
|
|
524 case 0xF0: eaddr=isreg;isreg++;eaddr=GETWORD(eaddr);break;
|
|
|
525 case 0xF1: eaddr=isreg;isreg+=2;eaddr=GETWORD(eaddr);break;
|
|
|
526 case 0xF2: isreg--;eaddr=isreg;eaddr=GETWORD(eaddr);break;
|
|
|
527 case 0xF3: isreg-=2;eaddr=isreg;eaddr=GETWORD(eaddr);break;
|
|
|
528 case 0xF4: eaddr=isreg;eaddr=GETWORD(eaddr);break;
|
|
|
529 case 0xF5: eaddr=isreg+SIGNED(ibreg);eaddr=GETWORD(eaddr);break;
|
|
|
530 case 0xF6: eaddr=isreg+SIGNED(iareg);eaddr=GETWORD(eaddr);break;
|
|
|
531 case 0xF7: eaddr=0;break; /*ILELGAL*/
|
|
|
532 case 0xF8: IMMBYTE(eaddr);eaddr=isreg+SIGNED(eaddr);
|
|
|
533 eaddr=GETWORD(eaddr);break;
|
|
|
534 case 0xF9: IMMWORD(eaddr);eaddr+=isreg;eaddr=GETWORD(eaddr);break;
|
|
|
535 case 0xFA: eaddr=0;break; /*ILLEGAL*/
|
|
|
536 case 0xFB: eaddr=isreg+GETDREG;eaddr=GETWORD(eaddr);break;
|
|
|
537 case 0xFC: IMMBYTE(eaddr);eaddr=ipcreg+SIGNED(eaddr);
|
|
|
538 eaddr=GETWORD(eaddr);break;
|
|
|
539 case 0xFD: IMMWORD(eaddr);eaddr+=ipcreg;eaddr=GETWORD(eaddr);break;
|
|
|
540 case 0xFE: eaddr=0;break; /*ILLEGAL*/
|
|
|
541 case 0xFF: IMMWORD(eaddr);eaddr=GETWORD(eaddr);break;
|
|
|
542 }
|
|
|
543 }
|
|
|
544 switch(ireg) {
|
|
4
|
545 case 0x00: /*NEG direct*/ DIRECT tw=-mem(eaddr);SETSTATUS(0,mem(eaddr),tw)
|
|
0
|
546 SETBYTE(eaddr,tw)break;
|
|
|
547 case 0x01: break;/*ILLEGAL*/
|
|
|
548 case 0x02: break;/*ILLEGAL*/
|
|
4
|
549 case 0x03: /*COM direct*/ DIRECT tb=~mem(eaddr);SETNZ8(tb);SEC CLV
|
|
0
|
550 SETBYTE(eaddr,tb)break;
|
|
4
|
551 case 0x04: /*LSR direct*/ DIRECT tb=mem(eaddr);if(tb&0x01)SEC else CLC
|
|
0
|
552 if(tb&0x10)SEH else CLH tb>>=1;SETNZ8(tb)
|
|
|
553 SETBYTE(eaddr,tb)break;
|
|
|
554 case 0x05: break;/* ILLEGAL*/
|
|
|
555 case 0x06: /*ROR direct*/ DIRECT tb=(iccreg&0x01)<<7;
|
|
4
|
556 if(mem(eaddr)&0x01)SEC else CLC
|
|
|
557 tw=(mem(eaddr)>>1)+tb;SETNZ8(tw)
|
|
0
|
558 SETBYTE(eaddr,tw)
|
|
|
559 break;
|
|
4
|
560 case 0x07: /*ASR direct*/ DIRECT tb=mem(eaddr);if(tb&0x01)SEC else CLC
|
|
0
|
561 if(tb&0x10)SEH else CLH tb>>=1;
|
|
|
562 if(tb&0x40)tb|=0x80;SETBYTE(eaddr,tb)SETNZ8(tb)
|
|
|
563 break;
|
|
4
|
564 case 0x08: /*ASL direct*/ DIRECT tw=mem(eaddr)<<1;
|
|
|
565 SETSTATUS(mem(eaddr),mem(eaddr),tw)
|
|
0
|
566 SETBYTE(eaddr,tw)break;
|
|
4
|
567 case 0x09: /*ROL direct*/ DIRECT tb=mem(eaddr);tw=iccreg&0x01;
|
|
0
|
568 if(tb&0x80)SEC else CLC
|
|
|
569 if((tb&0x80)^((tb<<1)&0x80))SEV else CLV
|
|
|
570 tb=(tb<<1)+tw;SETNZ8(tb) SETBYTE(eaddr,tb)break;
|
|
4
|
571 case 0x0A: /*DEC direct*/ DIRECT tb=mem(eaddr)-1;if(tb==0x7F)SEV else CLV
|
|
0
|
572 SETNZ8(tb) SETBYTE(eaddr,tb)break;
|
|
|
573 case 0x0B: break; /*ILLEGAL*/
|
|
4
|
574 case 0x0C: /*INC direct*/ DIRECT tb=mem(eaddr)+1;if(tb==0x80)SEV else CLV
|
|
0
|
575 SETNZ8(tb) SETBYTE(eaddr,tb)break;
|
|
4
|
576 case 0x0D: /*TST direct*/ DIRECT tb=mem(eaddr);SETNZ8(tb) break;
|
|
0
|
577 case 0x0E: /*JMP direct*/ DIRECT ipcreg=eaddr;break;
|
|
|
578 case 0x0F: /*CLR direct*/ DIRECT SETBYTE(eaddr,0);CLN CLV SEZ CLC break;
|
|
|
579 case 0x10: /* flag10 */ iflag=1;goto flaginstr;
|
|
|
580 case 0x11: /* flag11 */ iflag=2;goto flaginstr;
|
|
|
581 case 0x12: /* NOP */ break;
|
|
|
582 case 0x13: /* SYNC */
|
|
|
583 do usleep(USLEEP); /* Wait for IRQ */
|
|
|
584 while(!irq && !attention);
|
|
|
585 if(iccreg&0x40)tracetrick=1;
|
|
|
586 break;
|
|
|
587 case 0x14: break; /*ILLEGAL*/
|
|
|
588 case 0x15: break; /*ILLEGAL*/
|
|
|
589 case 0x16: /*LBRA*/ IMMWORD(eaddr) ipcreg+=eaddr;break;
|
|
|
590 case 0x17: /*LBSR*/ IMMWORD(eaddr) PUSHWORD(ipcreg) ipcreg+=eaddr;break;
|
|
|
591 case 0x18: break; /*ILLEGAL*/
|
|
|
592 case 0x19: /* DAA*/ tw=iareg;
|
|
|
593 if(iccreg&0x20)tw+=6;
|
|
|
594 if((tw&0x0f)>9)tw+=6;
|
|
|
595 if(iccreg&0x01)tw+=0x60;
|
|
|
596 if((tw&0xf0)>0x90)tw+=0x60;
|
|
|
597 if(tw&0x100)SEC
|
|
|
598 iareg=tw;break;
|
|
|
599 case 0x1A: /* ORCC*/ IMMBYTE(tb) iccreg|=tb;break;
|
|
|
600 case 0x1B: break; /*ILLEGAL*/
|
|
|
601 case 0x1C: /* ANDCC*/ IMMBYTE(tb) iccreg&=tb;break;
|
|
|
602 case 0x1D: /* SEX */ tw=SIGNED(ibreg); SETNZ16(tw) SETDREG(tw) break;
|
|
|
603 case 0x1E: /* EXG */ IMMBYTE(tb) {Word t2;GETREG(tw,tb>>4) GETREG(t2,tb&15)
|
|
|
604 SETREG(t2,tb>>4) SETREG(tw,tb&15) } break;
|
|
|
605 case 0x1F: /* TFR */ IMMBYTE(tb) GETREG(tw,tb>>4) SETREG(tw,tb&15) break;
|
|
|
606 case 0x20: /* (L)BRA*/ BRANCH(1) break;
|
|
|
607 case 0x21: /* (L)BRN*/ BRANCH(0) break;
|
|
|
608 case 0x22: /* (L)BHI*/ BRANCH(!(iccreg&0x05)) break;
|
|
|
609 case 0x23: /* (L)BLS*/ BRANCH(iccreg&0x05) break;
|
|
|
610 case 0x24: /* (L)BCC*/ BRANCH(!(iccreg&0x01)) break;
|
|
|
611 case 0x25: /* (L)BCS*/ BRANCH(iccreg&0x01) break;
|
|
|
612 case 0x26: /* (L)BNE*/ BRANCH(!(iccreg&0x04)) break;
|
|
|
613 case 0x27: /* (L)BEQ*/ BRANCH(iccreg&0x04) break;
|
|
|
614 case 0x28: /* (L)BVC*/ BRANCH(!(iccreg&0x02)) break;
|
|
|
615 case 0x29: /* (L)BVS*/ BRANCH(iccreg&0x02) break;
|
|
|
616 case 0x2A: /* (L)BPL*/ BRANCH(!(iccreg&0x08)) break;
|
|
|
617 case 0x2B: /* (L)BMI*/ BRANCH(iccreg&0x08) break;
|
|
|
618 case 0x2C: /* (L)BGE*/ BRANCH(!NXORV) break;
|
|
|
619 case 0x2D: /* (L)BLT*/ BRANCH(NXORV) break;
|
|
|
620 case 0x2E: /* (L)BGT*/ BRANCH(!(NXORV||iccreg&0x04)) break;
|
|
|
621 case 0x2F: /* (L)BLE*/ BRANCH(NXORV||iccreg&0x04) break;
|
|
|
622 case 0x30: /* LEAX*/ ixreg=eaddr; if(ixreg) CLZ else SEZ break;
|
|
|
623 case 0x31: /* LEAY*/ iyreg=eaddr; if(iyreg) CLZ else SEZ break;
|
|
|
624 case 0x32: /* LEAS*/ isreg=eaddr;break;
|
|
|
625 case 0x33: /* LEAU*/ iureg=eaddr;break;
|
|
|
626 case 0x34: /* PSHS*/ IMMBYTE(tb)
|
|
|
627 if(tb&0x80)PUSHWORD(ipcreg)
|
|
|
628 if(tb&0x40)PUSHWORD(iureg)
|
|
|
629 if(tb&0x20)PUSHWORD(iyreg)
|
|
|
630 if(tb&0x10)PUSHWORD(ixreg)
|
|
|
631 if(tb&0x08)PUSHBYTE(idpreg)
|
|
|
632 if(tb&0x04)PUSHBYTE(ibreg)
|
|
|
633 if(tb&0x02)PUSHBYTE(iareg)
|
|
|
634 if(tb&0x01)PUSHBYTE(iccreg) break;
|
|
|
635 case 0x35: /* PULS*/ IMMBYTE(tb)
|
|
|
636 if(tb&0x01)PULLBYTE(iccreg)
|
|
|
637 if(tb&0x02)PULLBYTE(iareg)
|
|
|
638 if(tb&0x04)PULLBYTE(ibreg)
|
|
|
639 if(tb&0x08)PULLBYTE(idpreg)
|
|
|
640 if(tb&0x10)PULLWORD(ixreg)
|
|
|
641 if(tb&0x20)PULLWORD(iyreg)
|
|
|
642 if(tb&0x40)PULLWORD(iureg)
|
|
|
643 if(tb&0x80)PULLWORD(ipcreg)
|
|
|
644 if(tracetrick&&tb==0xff) { /* Arrange fake FIRQ after next insn
|
|
|
645 for hardware tracing */
|
|
|
646 tracetrick=0;
|
|
|
647 irq=2;
|
|
|
648 attention=1;
|
|
|
649 goto flaginstr;
|
|
|
650 }
|
|
|
651 break;
|
|
|
652 case 0x36: /* PSHU*/ IMMBYTE(tb)
|
|
|
653 if(tb&0x80)PSHUWORD(ipcreg)
|
|
|
654 if(tb&0x40)PSHUWORD(isreg)
|
|
|
655 if(tb&0x20)PSHUWORD(iyreg)
|
|
|
656 if(tb&0x10)PSHUWORD(ixreg)
|
|
|
657 if(tb&0x08)PSHUBYTE(idpreg)
|
|
|
658 if(tb&0x04)PSHUBYTE(ibreg)
|
|
|
659 if(tb&0x02)PSHUBYTE(iareg)
|
|
|
660 if(tb&0x01)PSHUBYTE(iccreg) break;
|
|
|
661 case 0x37: /* PULU*/ IMMBYTE(tb)
|
|
|
662 if(tb&0x01)PULUBYTE(iccreg)
|
|
|
663 if(tb&0x02)PULUBYTE(iareg)
|
|
|
664 if(tb&0x04)PULUBYTE(ibreg)
|
|
|
665 if(tb&0x08)PULUBYTE(idpreg)
|
|
|
666 if(tb&0x10)PULUWORD(ixreg)
|
|
|
667 if(tb&0x20)PULUWORD(iyreg)
|
|
|
668 if(tb&0x40)PULUWORD(isreg)
|
|
|
669 if(tb&0x80)PULUWORD(ipcreg) break;
|
|
|
670 case 0x39: /* RTS*/ PULLWORD(ipcreg) break;
|
|
|
671 case 0x3A: /* ABX*/ ixreg+=ibreg; break;
|
|
13
|
672 case 0x3B: /* RTI*/ PULLBYTE(iccreg)
|
|
|
673 tb=iccreg&0x80;
|
|
0
|
674 if(tb)
|
|
|
675 {
|
|
|
676 PULLBYTE(iareg)
|
|
|
677 PULLBYTE(ibreg)
|
|
|
678 PULLBYTE(idpreg)
|
|
|
679 PULLWORD(ixreg)
|
|
|
680 PULLWORD(iyreg)
|
|
|
681 PULLWORD(iureg)
|
|
|
682 }
|
|
|
683 PULLWORD(ipcreg) break;
|
|
|
684 case 0x3C: /* CWAI*/ IMMBYTE(tb)
|
|
|
685 PUSHWORD(ipcreg)
|
|
|
686 PUSHWORD(iureg)
|
|
|
687 PUSHWORD(iyreg)
|
|
|
688 PUSHWORD(ixreg)
|
|
|
689 PUSHBYTE(idpreg)
|
|
|
690 PUSHBYTE(ibreg)
|
|
|
691 PUSHBYTE(iareg)
|
|
|
692 PUSHBYTE(iccreg)
|
|
|
693 iccreg&=tb;
|
|
|
694 iccreg|=0x80;
|
|
|
695 do usleep(USLEEP); /* Wait for IRQ */
|
|
|
696 while(!attention && !((irq==1&&!(iccreg&0x10))||(irq==2&&!(iccreg&0x040))));
|
|
|
697 if(irq==1)ipcreg=GETWORD(0xfff8);
|
|
|
698 else ipcreg=GETWORD(0xfff6);
|
|
|
699 irq=0;
|
|
|
700 if(!tracing)attention=0;
|
|
|
701 break;
|
|
|
702 case 0x3D: /* MUL*/ tw=iareg*ibreg; if(tw)CLZ else SEZ
|
|
|
703 if(tw&0x80) SEC else CLC SETDREG(tw) break;
|
|
|
704 case 0x3E: break; /*ILLEGAL*/
|
|
|
705 case 0x3F: /* SWI (SWI2 SWI3)*/ {
|
|
|
706 PUSHWORD(ipcreg)
|
|
|
707 PUSHWORD(iureg)
|
|
|
708 PUSHWORD(iyreg)
|
|
|
709 PUSHWORD(ixreg)
|
|
|
710 PUSHBYTE(idpreg)
|
|
|
711 PUSHBYTE(ibreg)
|
|
|
712 PUSHBYTE(iareg)
|
|
13
|
713 iccreg|=0x80;
|
|
0
|
714 PUSHBYTE(iccreg)
|
|
|
715 if(!iflag)iccreg|=0x50;
|
|
|
716 switch(iflag) {
|
|
|
717 case 0:ipcreg=GETWORD(0xfffa);break;
|
|
|
718 case 1:ipcreg=GETWORD(0xfff4);break;
|
|
|
719 case 2:ipcreg=GETWORD(0xfff2);break;
|
|
|
720 }
|
|
|
721 }break;
|
|
|
722 case 0x40: /*NEGA*/ tw=-iareg;SETSTATUS(0,iareg,tw)
|
|
|
723 iareg=tw;break;
|
|
|
724 case 0x41: break;/*ILLEGAL*/
|
|
|
725 case 0x42: break;/*ILLEGAL*/
|
|
|
726 case 0x43: /*COMA*/ tb=~iareg;SETNZ8(tb);SEC CLV
|
|
|
727 iareg=tb;break;
|
|
|
728 case 0x44: /*LSRA*/ tb=iareg;if(tb&0x01)SEC else CLC
|
|
|
729 if(tb&0x10)SEH else CLH tb>>=1;SETNZ8(tb)
|
|
|
730 iareg=tb;break;
|
|
|
731 case 0x45: break;/* ILLEGAL*/
|
|
|
732 case 0x46: /*RORA*/ tb=(iccreg&0x01)<<7;
|
|
|
733 if(iareg&0x01)SEC else CLC
|
|
|
734 iareg=(iareg>>1)+tb;SETNZ8(iareg)
|
|
|
735 break;
|
|
|
736 case 0x47: /*ASRA*/ tb=iareg;if(tb&0x01)SEC else CLC
|
|
|
737 if(tb&0x10)SEH else CLH tb>>=1;
|
|
|
738 if(tb&0x40)tb|=0x80;iareg=tb;SETNZ8(tb)
|
|
|
739 break;
|
|
|
740 case 0x48: /*ASLA*/ tw=iareg<<1;
|
|
|
741 SETSTATUS(iareg,iareg,tw)
|
|
|
742 iareg=tw;break;
|
|
|
743 case 0x49: /*ROLA*/ tb=iareg;tw=iccreg&0x01;
|
|
|
744 if(tb&0x80)SEC else CLC
|
|
|
745 if((tb&0x80)^((tb<<1)&0x80))SEV else CLV
|
|
|
746 tb=(tb<<1)+tw;SETNZ8(tb) iareg=tb;break;
|
|
|
747 case 0x4A: /*DECA*/ tb=iareg-1;if(tb==0x7F)SEV else CLV
|
|
|
748 SETNZ8(tb) iareg=tb;break;
|
|
|
749 case 0x4B: break; /*ILLEGAL*/
|
|
|
750 case 0x4C: /*INCA*/ tb=iareg+1;if(tb==0x80)SEV else CLV
|
|
|
751 SETNZ8(tb) iareg=tb;break;
|
|
|
752 case 0x4D: /*TSTA*/ SETNZ8(iareg) break;
|
|
|
753 case 0x4E: break; /*ILLEGAL*/
|
|
|
754 case 0x4F: /*CLRA*/ iareg=0;CLN CLV SEZ CLC break;
|
|
|
755 case 0x50: /*NEGB*/ tw=-ibreg;SETSTATUS(0,ibreg,tw)
|
|
|
756 ibreg=tw;break;
|
|
|
757 case 0x51: break;/*ILLEGAL*/
|
|
|
758 case 0x52: break;/*ILLEGAL*/
|
|
|
759 case 0x53: /*COMB*/ tb=~ibreg;SETNZ8(tb);SEC CLV
|
|
|
760 ibreg=tb;break;
|
|
|
761 case 0x54: /*LSRB*/ tb=ibreg;if(tb&0x01)SEC else CLC
|
|
|
762 if(tb&0x10)SEH else CLH tb>>=1;SETNZ8(tb)
|
|
|
763 ibreg=tb;break;
|
|
|
764 case 0x55: break;/* ILLEGAL*/
|
|
|
765 case 0x56: /*RORB*/ tb=(iccreg&0x01)<<7;
|
|
|
766 if(ibreg&0x01)SEC else CLC
|
|
|
767 ibreg=(ibreg>>1)+tb;SETNZ8(ibreg)
|
|
|
768 break;
|
|
|
769 case 0x57: /*ASRB*/ tb=ibreg;if(tb&0x01)SEC else CLC
|
|
|
770 if(tb&0x10)SEH else CLH tb>>=1;
|
|
|
771 if(tb&0x40)tb|=0x80;ibreg=tb;SETNZ8(tb)
|
|
|
772 break;
|
|
|
773 case 0x58: /*ASLB*/ tw=ibreg<<1;
|
|
|
774 SETSTATUS(ibreg,ibreg,tw)
|
|
|
775 ibreg=tw;break;
|
|
|
776 case 0x59: /*ROLB*/ tb=ibreg;tw=iccreg&0x01;
|
|
|
777 if(tb&0x80)SEC else CLC
|
|
|
778 if((tb&0x80)^((tb<<1)&0x80))SEV else CLV
|
|
|
779 tb=(tb<<1)+tw;SETNZ8(tb) ibreg=tb;break;
|
|
|
780 case 0x5A: /*DECB*/ tb=ibreg-1;if(tb==0x7F)SEV else CLV
|
|
|
781 SETNZ8(tb) ibreg=tb;break;
|
|
|
782 case 0x5B: break; /*ILLEGAL*/
|
|
|
783 case 0x5C: /*INCB*/ tb=ibreg+1;if(tb==0x80)SEV else CLV
|
|
|
784 SETNZ8(tb) ibreg=tb;break;
|
|
|
785 case 0x5D: /*TSTB*/ SETNZ8(ibreg) break;
|
|
|
786 case 0x5E: break; /*ILLEGAL*/
|
|
|
787 case 0x5F: /*CLRB*/ ibreg=0;CLN CLV SEZ CLC break;
|
|
4
|
788 case 0x60: /*NEG indexed*/ tw=-mem(eaddr);SETSTATUS(0,mem(eaddr),tw)
|
|
0
|
789 SETBYTE(eaddr,tw)break;
|
|
|
790 case 0x61: break;/*ILLEGAL*/
|
|
|
791 case 0x62: break;/*ILLEGAL*/
|
|
4
|
792 case 0x63: /*COM indexed*/ tb=~mem(eaddr);SETNZ8(tb);SEC CLV
|
|
0
|
793 SETBYTE(eaddr,tb)break;
|
|
4
|
794 case 0x64: /*LSR indexed*/ tb=mem(eaddr);if(tb&0x01)SEC else CLC
|
|
0
|
795 if(tb&0x10)SEH else CLH tb>>=1;SETNZ8(tb)
|
|
|
796 SETBYTE(eaddr,tb)break;
|
|
|
797 case 0x65: break;/* ILLEGAL*/
|
|
|
798 case 0x66: /*ROR indexed*/ tb=(iccreg&0x01)<<7;
|
|
4
|
799 if(mem(eaddr)&0x01)SEC else CLC
|
|
|
800 tw=(mem(eaddr)>>1)+tb;SETNZ8(tw)
|
|
0
|
801 SETBYTE(eaddr,tw)
|
|
|
802 break;
|
|
4
|
803 case 0x67: /*ASR indexed*/ tb=mem(eaddr);if(tb&0x01)SEC else CLC
|
|
0
|
804 if(tb&0x10)SEH else CLH tb>>=1;
|
|
|
805 if(tb&0x40)tb|=0x80;SETBYTE(eaddr,tb)SETNZ8(tb)
|
|
|
806 break;
|
|
4
|
807 case 0x68: /*ASL indexed*/ tw=mem(eaddr)<<1;
|
|
|
808 SETSTATUS(mem(eaddr),mem(eaddr),tw)
|
|
0
|
809 SETBYTE(eaddr,tw)break;
|
|
4
|
810 case 0x69: /*ROL indexed*/ tb=mem(eaddr);tw=iccreg&0x01;
|
|
0
|
811 if(tb&0x80)SEC else CLC
|
|
|
812 if((tb&0x80)^((tb<<1)&0x80))SEV else CLV
|
|
|
813 tb=(tb<<1)+tw;SETNZ8(tb) SETBYTE(eaddr,tb)break;
|
|
4
|
814 case 0x6A: /*DEC indexed*/ tb=mem(eaddr)-1;if(tb==0x7F)SEV else CLV
|
|
0
|
815 SETNZ8(tb) SETBYTE(eaddr,tb)break;
|
|
|
816 case 0x6B: break; /*ILLEGAL*/
|
|
4
|
817 case 0x6C: /*INC indexed*/ tb=mem(eaddr)+1;if(tb==0x80)SEV else CLV
|
|
0
|
818 SETNZ8(tb) SETBYTE(eaddr,tb)break;
|
|
4
|
819 case 0x6D: /*TST indexed*/ tb=mem(eaddr);SETNZ8(tb) break;
|
|
0
|
820 case 0x6E: /*JMP indexed*/ ipcreg=eaddr;break;
|
|
|
821 case 0x6F: /*CLR indexed*/ SETBYTE(eaddr,0)CLN CLV SEZ CLC break;
|
|
4
|
822 case 0x70: /*NEG ext*/ EXTENDED tw=-mem(eaddr);SETSTATUS(0,mem(eaddr),tw)
|
|
0
|
823 SETBYTE(eaddr,tw)break;
|
|
|
824 case 0x71: break;/*ILLEGAL*/
|
|
|
825 case 0x72: break;/*ILLEGAL*/
|
|
4
|
826 case 0x73: /*COM ext*/ EXTENDED tb=~mem(eaddr);SETNZ8(tb);SEC CLV
|
|
0
|
827 SETBYTE(eaddr,tb)break;
|
|
4
|
828 case 0x74: /*LSR ext*/ EXTENDED tb=mem(eaddr);if(tb&0x01)SEC else CLC
|
|
0
|
829 if(tb&0x10)SEH else CLH tb>>=1;SETNZ8(tb)
|
|
|
830 SETBYTE(eaddr,tb)break;
|
|
|
831 case 0x75: break;/* ILLEGAL*/
|
|
|
832 case 0x76: /*ROR ext*/ EXTENDED tb=(iccreg&0x01)<<7;
|
|
4
|
833 if(mem(eaddr)&0x01)SEC else CLC
|
|
|
834 tw=(mem(eaddr)>>1)+tb;SETNZ8(tw)
|
|
0
|
835 SETBYTE(eaddr,tw)
|
|
|
836 break;
|
|
4
|
837 case 0x77: /*ASR ext*/ EXTENDED tb=mem(eaddr);if(tb&0x01)SEC else CLC
|
|
0
|
838 if(tb&0x10)SEH else CLH tb>>=1;
|
|
|
839 if(tb&0x40)tb|=0x80;SETBYTE(eaddr,tb)SETNZ8(tb)
|
|
|
840 break;
|
|
4
|
841 case 0x78: /*ASL ext*/ EXTENDED tw=mem(eaddr)<<1;
|
|
|
842 SETSTATUS(mem(eaddr),mem(eaddr),tw)
|
|
0
|
843 SETBYTE(eaddr,tw)break;
|
|
4
|
844 case 0x79: /*ROL ext*/ EXTENDED tb=mem(eaddr);tw=iccreg&0x01;
|
|
0
|
845 if(tb&0x80)SEC else CLC
|
|
|
846 if((tb&0x80)^((tb<<1)&0x80))SEV else CLV
|
|
|
847 tb=(tb<<1)+tw;SETNZ8(tb) SETBYTE(eaddr,tb)break;
|
|
4
|
848 case 0x7A: /*DEC ext*/ EXTENDED tb=mem(eaddr)-1;if(tb==0x7F)SEV else CLV
|
|
0
|
849 SETNZ8(tb) SETBYTE(eaddr,tb)break;
|
|
|
850 case 0x7B: break; /*ILLEGAL*/
|
|
4
|
851 case 0x7C: /*INC ext*/ EXTENDED tb=mem(eaddr)+1;if(tb==0x80)SEV else CLV
|
|
0
|
852 SETNZ8(tb) SETBYTE(eaddr,tb)break;
|
|
4
|
853 case 0x7D: /*TST ext*/ EXTENDED tb=mem(eaddr);SETNZ8(tb) break;
|
|
0
|
854 case 0x7E: /*JMP ext*/ EXTENDED ipcreg=eaddr;break;
|
|
|
855 case 0x7F: /*CLR ext*/ EXTENDED SETBYTE(eaddr,0)CLN CLV SEZ CLC break;
|
|
4
|
856 case 0x80: /*SUBA immediate*/ IMM8 tw=iareg-mem(eaddr);
|
|
|
857 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
858 iareg=tw;break;
|
|
4
|
859 case 0x81: /*CMPA immediate*/ IMM8 tw=iareg-mem(eaddr);
|
|
|
860 SETSTATUS(iareg,mem(eaddr),tw) break;
|
|
|
861 case 0x82: /*SBCA immediate*/ IMM8 tw=iareg-mem(eaddr)-(iccreg&0x01);
|
|
|
862 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
863 iareg=tw;break;
|
|
|
864 case 0x83: /*SUBD (CMPD CMPU) immediate*/ IMM16
|
|
|
865 {unsigned long res,dreg,breg;
|
|
|
866 if(iflag==2)dreg=iureg;else dreg=GETDREG;
|
|
|
867 breg=GETWORD(eaddr);
|
|
|
868 res=dreg-breg;
|
|
|
869 SETSTATUSD(dreg,breg,res)
|
|
|
870 if(iflag==0) SETDREG(res)
|
|
|
871 }break;
|
|
4
|
872 case 0x84: /*ANDA immediate*/ IMM8 iareg=iareg&mem(eaddr);SETNZ8(iareg)
|
|
0
|
873 CLV break;
|
|
4
|
874 case 0x85: /*BITA immediate*/ IMM8 tb=iareg&mem(eaddr);SETNZ8(tb)
|
|
0
|
875 CLV break;
|
|
|
876 case 0x86: /*LDA immediate*/ IMM8 LOADAC(iareg) CLV SETNZ8(iareg)
|
|
|
877 break;
|
|
|
878 case 0x87: /*STA immediate (for the sake of orthogonality) */ IMM8
|
|
|
879 SETNZ8(iareg) CLV STOREAC(iareg) break;
|
|
4
|
880 case 0x88: /*EORA immediate*/ IMM8 iareg=iareg^mem(eaddr);SETNZ8(iareg)
|
|
0
|
881 CLV break;
|
|
4
|
882 case 0x89: /*ADCA immediate*/ IMM8 tw=iareg+mem(eaddr)+(iccreg&0x01);
|
|
|
883 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
884 iareg=tw;break;
|
|
4
|
885 case 0x8A: /*ORA immediate*/ IMM8 iareg=iareg|mem(eaddr);SETNZ8(iareg)
|
|
0
|
886 CLV break;
|
|
4
|
887 case 0x8B: /*ADDA immediate*/ IMM8 tw=iareg+mem(eaddr);
|
|
|
888 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
889 iareg=tw;break;
|
|
|
890 case 0x8C: /*CMPX (CMPY CMPS) immediate */ IMM16
|
|
|
891 {unsigned long dreg,breg,res;
|
|
|
892 if(iflag==0)dreg=ixreg;else if(iflag==1)
|
|
|
893 dreg=iyreg;else dreg=isreg;breg=GETWORD(eaddr);
|
|
|
894 res=dreg-breg;
|
|
|
895 SETSTATUSD(dreg,breg,res)
|
|
|
896 }break;
|
|
|
897 case 0x8D: /*BSR */ IMMBYTE(tb) PUSHWORD(ipcreg) ipcreg+=SIGNED(tb);
|
|
|
898 break;
|
|
|
899 case 0x8E: /* LDX (LDY) immediate */ IMM16 tw=GETWORD(eaddr);
|
|
|
900 CLV SETNZ16(tw) if(!iflag)ixreg=tw; else
|
|
|
901 iyreg=tw;break;
|
|
|
902 case 0x8F: /* STX (STY) immediate (orthogonality) */ IMM16
|
|
|
903 if(!iflag) tw=ixreg; else tw=iyreg;
|
|
|
904 CLV SETNZ16(tw) SETWORD(eaddr,tw) break;
|
|
4
|
905 case 0x90: /*SUBA direct*/ DIRECT tw=iareg-mem(eaddr);
|
|
|
906 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
907 iareg=tw;break;
|
|
4
|
908 case 0x91: /*CMPA direct*/ DIRECT tw=iareg-mem(eaddr);
|
|
|
909 SETSTATUS(iareg,mem(eaddr),tw) break;
|
|
|
910 case 0x92: /*SBCA direct*/ DIRECT tw=iareg-mem(eaddr)-(iccreg&0x01);
|
|
|
911 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
912 iareg=tw;break;
|
|
|
913 case 0x93: /*SUBD (CMPD CMPU) direct*/ DIRECT
|
|
|
914 {unsigned long res,dreg,breg;
|
|
|
915 if(iflag==2)dreg=iureg;else dreg=GETDREG;
|
|
|
916 breg=GETWORD(eaddr);
|
|
|
917 res=dreg-breg;
|
|
|
918 SETSTATUSD(dreg,breg,res)
|
|
|
919 if(iflag==0) SETDREG(res)
|
|
|
920 }break;
|
|
4
|
921 case 0x94: /*ANDA direct*/ DIRECT iareg=iareg&mem(eaddr);SETNZ8(iareg)
|
|
0
|
922 CLV break;
|
|
4
|
923 case 0x95: /*BITA direct*/ DIRECT tb=iareg&mem(eaddr);SETNZ8(tb)
|
|
0
|
924 CLV break;
|
|
|
925 case 0x96: /*LDA direct*/ DIRECT LOADAC(iareg) CLV SETNZ8(iareg)
|
|
|
926 break;
|
|
|
927 case 0x97: /*STA direct */ DIRECT
|
|
|
928 SETNZ8(iareg) CLV STOREAC(iareg) break;
|
|
4
|
929 case 0x98: /*EORA direct*/ DIRECT iareg=iareg^mem(eaddr);SETNZ8(iareg)
|
|
0
|
930 CLV break;
|
|
4
|
931 case 0x99: /*ADCA direct*/ DIRECT tw=iareg+mem(eaddr)+(iccreg&0x01);
|
|
|
932 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
933 iareg=tw;break;
|
|
4
|
934 case 0x9A: /*ORA direct*/ DIRECT iareg=iareg|mem(eaddr);SETNZ8(iareg)
|
|
0
|
935 CLV break;
|
|
4
|
936 case 0x9B: /*ADDA direct*/ DIRECT tw=iareg+mem(eaddr);
|
|
|
937 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
938 iareg=tw;break;
|
|
|
939 case 0x9C: /*CMPX (CMPY CMPS) direct */ DIRECT
|
|
|
940 {unsigned long dreg,breg,res;
|
|
|
941 if(iflag==0)dreg=ixreg;else if(iflag==1)
|
|
|
942 dreg=iyreg;else dreg=isreg;breg=GETWORD(eaddr);
|
|
|
943 res=dreg-breg;
|
|
|
944 SETSTATUSD(dreg,breg,res)
|
|
|
945 }break;
|
|
|
946 case 0x9D: /*JSR direct */ DIRECT PUSHWORD(ipcreg) ipcreg=eaddr;
|
|
|
947 break;
|
|
|
948 case 0x9E: /* LDX (LDY) direct */ DIRECT tw=GETWORD(eaddr);
|
|
|
949 CLV SETNZ16(tw) if(!iflag)ixreg=tw; else
|
|
|
950 iyreg=tw;break;
|
|
|
951 case 0x9F: /* STX (STY) direct */ DIRECT
|
|
|
952 if(!iflag) tw=ixreg; else tw=iyreg;
|
|
|
953 CLV SETNZ16(tw) SETWORD(eaddr,tw) break;
|
|
4
|
954 case 0xA0: /*SUBA indexed*/ tw=iareg-mem(eaddr);
|
|
|
955 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
956 iareg=tw;break;
|
|
4
|
957 case 0xA1: /*CMPA indexed*/ tw=iareg-mem(eaddr);
|
|
|
958 SETSTATUS(iareg,mem(eaddr),tw) break;
|
|
|
959 case 0xA2: /*SBCA indexed*/ tw=iareg-mem(eaddr)-(iccreg&0x01);
|
|
|
960 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
961 iareg=tw;break;
|
|
|
962 case 0xA3: /*SUBD (CMPD CMPU) indexed*/
|
|
|
963 {unsigned long res,dreg,breg;
|
|
|
964 if(iflag==2)dreg=iureg;else dreg=GETDREG;
|
|
|
965 breg=GETWORD(eaddr);
|
|
|
966 res=dreg-breg;
|
|
|
967 SETSTATUSD(dreg,breg,res)
|
|
|
968 if(iflag==0) SETDREG(res)
|
|
|
969 }break;
|
|
4
|
970 case 0xA4: /*ANDA indexed*/ iareg=iareg&mem(eaddr);SETNZ8(iareg)
|
|
0
|
971 CLV break;
|
|
4
|
972 case 0xA5: /*BITA indexed*/ tb=iareg&mem(eaddr);SETNZ8(tb)
|
|
0
|
973 CLV break;
|
|
|
974 case 0xA6: /*LDA indexed*/ LOADAC(iareg) CLV SETNZ8(iareg)
|
|
|
975 break;
|
|
|
976 case 0xA7: /*STA indexed */
|
|
|
977 SETNZ8(iareg) CLV STOREAC(iareg) break;
|
|
4
|
978 case 0xA8: /*EORA indexed*/ iareg=iareg^mem(eaddr);SETNZ8(iareg)
|
|
0
|
979 CLV break;
|
|
4
|
980 case 0xA9: /*ADCA indexed*/ tw=iareg+mem(eaddr)+(iccreg&0x01);
|
|
|
981 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
982 iareg=tw;break;
|
|
4
|
983 case 0xAA: /*ORA indexed*/ iareg=iareg|mem(eaddr);SETNZ8(iareg)
|
|
0
|
984 CLV break;
|
|
4
|
985 case 0xAB: /*ADDA indexed*/ tw=iareg+mem(eaddr);
|
|
|
986 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
987 iareg=tw;break;
|
|
|
988 case 0xAC: /*CMPX (CMPY CMPS) indexed */
|
|
|
989 {unsigned long dreg,breg,res;
|
|
|
990 if(iflag==0)dreg=ixreg;else if(iflag==1)
|
|
|
991 dreg=iyreg;else dreg=isreg;breg=GETWORD(eaddr);
|
|
|
992 res=dreg-breg;
|
|
|
993 SETSTATUSD(dreg,breg,res)
|
|
|
994 }break;
|
|
|
995 case 0xAD: /*JSR indexed */ PUSHWORD(ipcreg) ipcreg=eaddr;
|
|
|
996 break;
|
|
|
997 case 0xAE: /* LDX (LDY) indexed */ tw=GETWORD(eaddr);
|
|
|
998 CLV SETNZ16(tw) if(!iflag)ixreg=tw; else
|
|
|
999 iyreg=tw;break;
|
|
|
1000 case 0xAF: /* STX (STY) indexed */
|
|
|
1001 if(!iflag) tw=ixreg; else tw=iyreg;
|
|
|
1002 CLV SETNZ16(tw) SETWORD(eaddr,tw) break;
|
|
4
|
1003 case 0xB0: /*SUBA ext*/ EXTENDED tw=iareg-mem(eaddr);
|
|
|
1004 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
1005 iareg=tw;break;
|
|
4
|
1006 case 0xB1: /*CMPA ext*/ EXTENDED tw=iareg-mem(eaddr);
|
|
|
1007 SETSTATUS(iareg,mem(eaddr),tw) break;
|
|
|
1008 case 0xB2: /*SBCA ext*/ EXTENDED tw=iareg-mem(eaddr)-(iccreg&0x01);
|
|
|
1009 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
1010 iareg=tw;break;
|
|
|
1011 case 0xB3: /*SUBD (CMPD CMPU) ext*/ EXTENDED
|
|
|
1012 {unsigned long res,dreg,breg;
|
|
|
1013 if(iflag==2)dreg=iureg;else dreg=GETDREG;
|
|
|
1014 breg=GETWORD(eaddr);
|
|
|
1015 res=dreg-breg;
|
|
|
1016 SETSTATUSD(dreg,breg,res)
|
|
|
1017 if(iflag==0) SETDREG(res)
|
|
|
1018 }break;
|
|
4
|
1019 case 0xB4: /*ANDA ext*/ EXTENDED iareg=iareg&mem(eaddr);SETNZ8(iareg)
|
|
0
|
1020 CLV break;
|
|
4
|
1021 case 0xB5: /*BITA ext*/ EXTENDED tb=iareg&mem(eaddr);SETNZ8(tb)
|
|
0
|
1022 CLV break;
|
|
|
1023 case 0xB6: /*LDA ext*/ EXTENDED LOADAC(iareg) CLV SETNZ8(iareg)
|
|
|
1024 break;
|
|
|
1025 case 0xB7: /*STA ext */ EXTENDED
|
|
|
1026 SETNZ8(iareg) CLV STOREAC(iareg) break;
|
|
4
|
1027 case 0xB8: /*EORA ext*/ EXTENDED iareg=iareg^mem(eaddr);SETNZ8(iareg)
|
|
0
|
1028 CLV break;
|
|
4
|
1029 case 0xB9: /*ADCA ext*/ EXTENDED tw=iareg+mem(eaddr)+(iccreg&0x01);
|
|
|
1030 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
1031 iareg=tw;break;
|
|
4
|
1032 case 0xBA: /*ORA ext*/ EXTENDED iareg=iareg|mem(eaddr);SETNZ8(iareg)
|
|
0
|
1033 CLV break;
|
|
4
|
1034 case 0xBB: /*ADDA ext*/ EXTENDED tw=iareg+mem(eaddr);
|
|
|
1035 SETSTATUS(iareg,mem(eaddr),tw)
|
|
0
|
1036 iareg=tw;break;
|
|
|
1037 case 0xBC: /*CMPX (CMPY CMPS) ext */ EXTENDED
|
|
|
1038 {unsigned long dreg,breg,res;
|
|
|
1039 if(iflag==0)dreg=ixreg;else if(iflag==1)
|
|
|
1040 dreg=iyreg;else dreg=isreg;breg=GETWORD(eaddr);
|
|
|
1041 res=dreg-breg;
|
|
|
1042 SETSTATUSD(dreg,breg,res)
|
|
|
1043 }break;
|
|
|
1044 case 0xBD: /*JSR ext */ EXTENDED PUSHWORD(ipcreg) ipcreg=eaddr;
|
|
|
1045 break;
|
|
|
1046 case 0xBE: /* LDX (LDY) ext */ EXTENDED tw=GETWORD(eaddr);
|
|
|
1047 CLV SETNZ16(tw) if(!iflag)ixreg=tw; else
|
|
|
1048 iyreg=tw;break;
|
|
|
1049 case 0xBF: /* STX (STY) ext */ EXTENDED
|
|
|
1050 if(!iflag) tw=ixreg; else tw=iyreg;
|
|
|
1051 CLV SETNZ16(tw) SETWORD(eaddr,tw) break;
|
|
4
|
1052 case 0xC0: /*SUBB immediate*/ IMM8 tw=ibreg-mem(eaddr);
|
|
|
1053 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1054 ibreg=tw;break;
|
|
4
|
1055 case 0xC1: /*CMPB immediate*/ IMM8 tw=ibreg-mem(eaddr);
|
|
|
1056 SETSTATUS(ibreg,mem(eaddr),tw) break;
|
|
|
1057 case 0xC2: /*SBCB immediate*/ IMM8 tw=ibreg-mem(eaddr)-(iccreg&0x01);
|
|
|
1058 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1059 ibreg=tw;break;
|
|
|
1060 case 0xC3: /*ADDD immediate*/ IMM16
|
|
|
1061 {unsigned long res,dreg,breg;
|
|
|
1062 dreg=GETDREG;
|
|
|
1063 breg=GETWORD(eaddr);
|
|
|
1064 res=dreg+breg;
|
|
|
1065 SETSTATUSD(dreg,breg,res)
|
|
|
1066 SETDREG(res)
|
|
|
1067 }break;
|
|
4
|
1068 case 0xC4: /*ANDB immediate*/ IMM8 ibreg=ibreg&mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1069 CLV break;
|
|
4
|
1070 case 0xC5: /*BITB immediate*/ IMM8 tb=ibreg&mem(eaddr);SETNZ8(tb)
|
|
0
|
1071 CLV break;
|
|
|
1072 case 0xC6: /*LDB immediate*/ IMM8 LOADAC(ibreg) CLV SETNZ8(ibreg)
|
|
|
1073 break;
|
|
|
1074 case 0xC7: /*STB immediate (for the sake of orthogonality) */ IMM8
|
|
|
1075 SETNZ8(ibreg) CLV STOREAC(ibreg) break;
|
|
4
|
1076 case 0xC8: /*EORB immediate*/ IMM8 ibreg=ibreg^mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1077 CLV break;
|
|
4
|
1078 case 0xC9: /*ADCB immediate*/ IMM8 tw=ibreg+mem(eaddr)+(iccreg&0x01);
|
|
|
1079 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1080 ibreg=tw;break;
|
|
4
|
1081 case 0xCA: /*ORB immediate*/ IMM8 ibreg=ibreg|mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1082 CLV break;
|
|
4
|
1083 case 0xCB: /*ADDB immediate*/ IMM8 tw=ibreg+mem(eaddr);
|
|
|
1084 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1085 ibreg=tw;break;
|
|
|
1086 case 0xCC: /*LDD immediate */ IMM16 tw=GETWORD(eaddr);SETNZ16(tw)
|
|
|
1087 CLV SETDREG(tw) break;
|
|
|
1088 case 0xCD: /*STD immediate (orthogonality) */ IMM16
|
|
|
1089 tw=GETDREG; SETNZ16(tw) CLV
|
|
|
1090 SETWORD(eaddr,tw) break;
|
|
|
1091 case 0xCE: /* LDU (LDS) immediate */ IMM16 tw=GETWORD(eaddr);
|
|
|
1092 CLV SETNZ16(tw) if(!iflag)iureg=tw; else
|
|
|
1093 isreg=tw;break;
|
|
|
1094 case 0xCF: /* STU (STS) immediate (orthogonality) */ IMM16
|
|
|
1095 if(!iflag) tw=iureg; else tw=isreg;
|
|
|
1096 CLV SETNZ16(tw) SETWORD(eaddr,tw) break;
|
|
4
|
1097 case 0xD0: /*SUBB direct*/ DIRECT tw=ibreg-mem(eaddr);
|
|
|
1098 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1099 ibreg=tw;break;
|
|
4
|
1100 case 0xD1: /*CMPB direct*/ DIRECT tw=ibreg-mem(eaddr);
|
|
|
1101 SETSTATUS(ibreg,mem(eaddr),tw) break;
|
|
|
1102 case 0xD2: /*SBCB direct*/ DIRECT tw=ibreg-mem(eaddr)-(iccreg&0x01);
|
|
|
1103 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1104 ibreg=tw;break;
|
|
|
1105 case 0xD3: /*ADDD direct*/ DIRECT
|
|
|
1106 {unsigned long res,dreg,breg;
|
|
|
1107 dreg=GETDREG;
|
|
|
1108 breg=GETWORD(eaddr);
|
|
|
1109 res=dreg+breg;
|
|
|
1110 SETSTATUSD(dreg,breg,res)
|
|
|
1111 SETDREG(res)
|
|
|
1112 }break;
|
|
4
|
1113 case 0xD4: /*ANDB direct*/ DIRECT ibreg=ibreg&mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1114 CLV break;
|
|
4
|
1115 case 0xD5: /*BITB direct*/ DIRECT tb=ibreg&mem(eaddr);SETNZ8(tb)
|
|
0
|
1116 CLV break;
|
|
|
1117 case 0xD6: /*LDB direct*/ DIRECT LOADAC(ibreg) CLV SETNZ8(ibreg)
|
|
|
1118 break;
|
|
|
1119 case 0xD7: /*STB direct */ DIRECT
|
|
|
1120 SETNZ8(ibreg) CLV STOREAC(ibreg) break;
|
|
4
|
1121 case 0xD8: /*EORB direct*/ DIRECT ibreg=ibreg^mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1122 CLV break;
|
|
4
|
1123 case 0xD9: /*ADCB direct*/ DIRECT tw=ibreg+mem(eaddr)+(iccreg&0x01);
|
|
|
1124 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1125 ibreg=tw;break;
|
|
4
|
1126 case 0xDA: /*ORB direct*/ DIRECT ibreg=ibreg|mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1127 CLV break;
|
|
4
|
1128 case 0xDB: /*ADDB direct*/ DIRECT tw=ibreg+mem(eaddr);
|
|
|
1129 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1130 ibreg=tw;break;
|
|
|
1131 case 0xDC: /*LDD direct */ DIRECT tw=GETWORD(eaddr);SETNZ16(tw)
|
|
|
1132 CLV SETDREG(tw) break;
|
|
|
1133 case 0xDD: /*STD direct */ DIRECT
|
|
|
1134 tw=GETDREG; SETNZ16(tw) CLV
|
|
11
|
1135 #ifdef USE_MMU
|
|
|
1136 STOREAC((tw>>8)&0x0ff); eaddr++;
|
|
|
1137 STOREAC(tw&0x0ff); break;
|
|
|
1138 #else
|
|
0
|
1139 SETWORD(eaddr,tw) break;
|
|
11
|
1140 #endif
|
|
0
|
1141 case 0xDE: /* LDU (LDS) direct */ DIRECT tw=GETWORD(eaddr);
|
|
|
1142 CLV SETNZ16(tw) if(!iflag)iureg=tw; else
|
|
|
1143 isreg=tw;break;
|
|
|
1144 case 0xDF: /* STU (STS) direct */ DIRECT
|
|
|
1145 if(!iflag) tw=iureg; else tw=isreg;
|
|
|
1146 CLV SETNZ16(tw) SETWORD(eaddr,tw) break;
|
|
4
|
1147 case 0xE0: /*SUBB indexed*/ tw=ibreg-mem(eaddr);
|
|
|
1148 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1149 ibreg=tw;break;
|
|
4
|
1150 case 0xE1: /*CMPB indexed*/ tw=ibreg-mem(eaddr);
|
|
|
1151 SETSTATUS(ibreg,mem(eaddr),tw) break;
|
|
|
1152 case 0xE2: /*SBCB indexed*/ tw=ibreg-mem(eaddr)-(iccreg&0x01);
|
|
|
1153 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1154 ibreg=tw;break;
|
|
|
1155 case 0xE3: /*ADDD indexed*/
|
|
|
1156 {unsigned long res,dreg,breg;
|
|
|
1157 dreg=GETDREG;
|
|
|
1158 breg=GETWORD(eaddr);
|
|
|
1159 res=dreg+breg;
|
|
|
1160 SETSTATUSD(dreg,breg,res)
|
|
|
1161 SETDREG(res)
|
|
|
1162 }break;
|
|
4
|
1163 case 0xE4: /*ANDB indexed*/ ibreg=ibreg&mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1164 CLV break;
|
|
4
|
1165 case 0xE5: /*BITB indexed*/ tb=ibreg&mem(eaddr);SETNZ8(tb)
|
|
0
|
1166 CLV break;
|
|
|
1167 case 0xE6: /*LDB indexed*/ LOADAC(ibreg) CLV SETNZ8(ibreg)
|
|
|
1168 break;
|
|
|
1169 case 0xE7: /*STB indexed */
|
|
|
1170 SETNZ8(ibreg) CLV STOREAC(ibreg) break;
|
|
4
|
1171 case 0xE8: /*EORB indexed*/ ibreg=ibreg^mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1172 CLV break;
|
|
4
|
1173 case 0xE9: /*ADCB indexed*/ tw=ibreg+mem(eaddr)+(iccreg&0x01);
|
|
|
1174 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1175 ibreg=tw;break;
|
|
4
|
1176 case 0xEA: /*ORB indexed*/ ibreg=ibreg|mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1177 CLV break;
|
|
4
|
1178 case 0xEB: /*ADDB indexed*/ tw=ibreg+mem(eaddr);
|
|
|
1179 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1180 ibreg=tw;break;
|
|
|
1181 case 0xEC: /*LDD indexed */ tw=GETWORD(eaddr);SETNZ16(tw)
|
|
|
1182 CLV SETDREG(tw) break;
|
|
|
1183 case 0xED: /*STD indexed */
|
|
|
1184 tw=GETDREG; SETNZ16(tw) CLV
|
|
10
|
1185 #ifdef USE_MMU
|
|
11
|
1186 STOREAC((tw>>8)&0x0ff); eaddr++;
|
|
10
|
1187 STOREAC(tw&0x0ff);
|
|
|
1188 break;
|
|
|
1189 #else
|
|
0
|
1190 SETWORD(eaddr,tw) break;
|
|
10
|
1191 #endif
|
|
0
|
1192 case 0xEE: /* LDU (LDS) indexed */ tw=GETWORD(eaddr);
|
|
|
1193 CLV SETNZ16(tw) if(!iflag)iureg=tw; else
|
|
|
1194 isreg=tw;break;
|
|
|
1195 case 0xEF: /* STU (STS) indexed */
|
|
|
1196 if(!iflag) tw=iureg; else tw=isreg;
|
|
|
1197 CLV SETNZ16(tw) SETWORD(eaddr,tw) break;
|
|
4
|
1198 case 0xF0: /*SUBB ext*/ EXTENDED tw=ibreg-mem(eaddr);
|
|
|
1199 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1200 ibreg=tw;break;
|
|
4
|
1201 case 0xF1: /*CMPB ext*/ EXTENDED tw=ibreg-mem(eaddr);
|
|
|
1202 SETSTATUS(ibreg,mem(eaddr),tw) break;
|
|
|
1203 case 0xF2: /*SBCB ext*/ EXTENDED tw=ibreg-mem(eaddr)-(iccreg&0x01);
|
|
|
1204 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1205 ibreg=tw;break;
|
|
|
1206 case 0xF3: /*ADDD ext*/ EXTENDED
|
|
|
1207 {unsigned long res,dreg,breg;
|
|
|
1208 dreg=GETDREG;
|
|
|
1209 breg=GETWORD(eaddr);
|
|
|
1210 res=dreg+breg;
|
|
|
1211 SETSTATUSD(dreg,breg,res)
|
|
|
1212 SETDREG(res)
|
|
|
1213 }break;
|
|
4
|
1214 case 0xF4: /*ANDB ext*/ EXTENDED ibreg=ibreg&mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1215 CLV break;
|
|
4
|
1216 case 0xF5: /*BITB ext*/ EXTENDED tb=ibreg&mem(eaddr);SETNZ8(tb)
|
|
0
|
1217 CLV break;
|
|
|
1218 case 0xF6: /*LDB ext*/ EXTENDED LOADAC(ibreg) CLV SETNZ8(ibreg)
|
|
|
1219 break;
|
|
|
1220 case 0xF7: /*STB ext */ EXTENDED
|
|
|
1221 SETNZ8(ibreg) CLV STOREAC(ibreg) break;
|
|
4
|
1222 case 0xF8: /*EORB ext*/ EXTENDED ibreg=ibreg^mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1223 CLV break;
|
|
4
|
1224 case 0xF9: /*ADCB ext*/ EXTENDED tw=ibreg+mem(eaddr)+(iccreg&0x01);
|
|
|
1225 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1226 ibreg=tw;break;
|
|
4
|
1227 case 0xFA: /*ORB ext*/ EXTENDED ibreg=ibreg|mem(eaddr);SETNZ8(ibreg)
|
|
0
|
1228 CLV break;
|
|
4
|
1229 case 0xFB: /*ADDB ext*/ EXTENDED tw=ibreg+mem(eaddr);
|
|
|
1230 SETSTATUS(ibreg,mem(eaddr),tw)
|
|
0
|
1231 ibreg=tw;break;
|
|
|
1232 case 0xFC: /*LDD ext */ EXTENDED tw=GETWORD(eaddr);SETNZ16(tw)
|
|
|
1233 CLV SETDREG(tw) break;
|
|
|
1234 case 0xFD: /*STD ext */ EXTENDED
|
|
|
1235 tw=GETDREG; SETNZ16(tw) CLV
|
|
10
|
1236 #ifdef USE_MMU
|
|
11
|
1237 STOREAC((tw>>8)&0x0ff); eaddr++;
|
|
10
|
1238 STOREAC(tw&0x0ff);
|
|
|
1239 break;
|
|
|
1240 #else
|
|
0
|
1241 SETWORD(eaddr,tw) break;
|
|
10
|
1242 #endif
|
|
0
|
1243 case 0xFE: /* LDU (LDS) ext */ EXTENDED tw=GETWORD(eaddr);
|
|
|
1244 CLV SETNZ16(tw) if(!iflag)iureg=tw; else
|
|
|
1245 isreg=tw;break;
|
|
|
1246 case 0xFF: /* STU (STS) ext */ EXTENDED
|
|
|
1247 if(!iflag) tw=iureg; else tw=isreg;
|
|
|
1248 CLV SETNZ16(tw) SETWORD(eaddr,tw) break;
|
|
|
1249
|
|
|
1250
|
|
|
1251 }
|
|
|
1252 }
|
|
|
1253 }
|
|
|
1254
|
