Mercurial > hg > Members > tobaru > cbc > CbC_llvm

annotate test/CodeGen/AMDGPU/llvm.amdgcn.cos.f16.ll @ 120:1172e4bd9c6f

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
update 4.0.0
author mir3636
date Fri, 25 Nov 2016 19:14:25 +0900
parents
children 803732b1fca8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
1 ; RUN: llc -march=amdgcn -mcpu=fiji -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=VI %s
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 declare half @llvm.amdgcn.cos.f16(half %a)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; GCN-LABEL: {{^}}cos_f16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; GCN: buffer_load_ushort v[[A_F16:[0-9]+]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; VI: v_cos_f16_e32 v[[R_F16:[0-9]+]], v[[A_F16]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; GCN: buffer_store_short v[[R_F16]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; GCN: s_endpgm
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
10 define void @cos_f16(
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 half addrspace(1)* %r,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 half addrspace(1)* %a) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 %a.val = load half, half addrspace(1)* %a
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 %r.val = call half @llvm.amdgcn.cos.f16(half %a.val)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 store half %r.val, half addrspace(1)* %r
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 }