83
|
1 ; RUN: llc -mtriple=thumbv4t-none--eabi < %s | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-V4T
|
|
2 ; RUN: llc -mtriple=thumbv6m-none--eabi < %s | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-V6M
|
|
3
|
|
4 ; CHECK-LABEL: foo
|
|
5 define i32 @foo(i32 %z, ...) #0 {
|
|
6 entry:
|
|
7 %a = alloca i32, align 4
|
|
8 %b = alloca i32, align 4
|
|
9 %c = alloca i32, align 4
|
|
10 %d = alloca i32, align 4
|
|
11 %e = alloca i32, align 4
|
|
12 %f = alloca i32, align 4
|
|
13 %g = alloca i32, align 4
|
|
14 %h = alloca i32, align 4
|
|
15
|
|
16 store i32 1, i32* %a, align 4
|
|
17 store i32 2, i32* %b, align 4
|
|
18 store i32 3, i32* %c, align 4
|
|
19 store i32 4, i32* %d, align 4
|
|
20 store i32 5, i32* %e, align 4
|
|
21 store i32 6, i32* %f, align 4
|
|
22 store i32 7, i32* %g, align 4
|
|
23 store i32 8, i32* %h, align 4
|
|
24
|
|
25 %0 = load i32* %a, align 4
|
|
26 %1 = load i32* %b, align 4
|
|
27 %2 = load i32* %c, align 4
|
|
28 %3 = load i32* %d, align 4
|
|
29 %4 = load i32* %e, align 4
|
|
30 %5 = load i32* %f, align 4
|
|
31 %6 = load i32* %g, align 4
|
|
32 %7 = load i32* %h, align 4
|
|
33
|
|
34 %add = add nsw i32 %0, %1
|
|
35 %add4 = add nsw i32 %add, %2
|
|
36 %add5 = add nsw i32 %add4, %3
|
|
37 %add6 = add nsw i32 %add5, %4
|
|
38 %add7 = add nsw i32 %add6, %5
|
|
39 %add8 = add nsw i32 %add7, %6
|
|
40 %add9 = add nsw i32 %add8, %7
|
|
41
|
|
42 %addz = add nsw i32 %add9, %z
|
|
43 call void @llvm.va_start(i8* null)
|
|
44 ret i32 %addz
|
|
45
|
|
46 ; CHECK: sub sp, #40
|
|
47 ; CHECK-NEXT: add [[BASE:r[0-9]]], sp, #8
|
|
48
|
|
49 ; CHECK-V4T: movs [[NEWBASE:r[0-9]]], [[BASE]]
|
|
50 ; CHECK-V6M: mov [[NEWBASE:r[0-9]]], [[BASE]]
|
|
51 ; CHECK-NEXT: adds [[NEWBASE]], #8
|
|
52 ; CHECK-NEXT: ldm [[NEWBASE]],
|
|
53 }
|
|
54
|
|
55 declare void @llvm.va_start(i8*) nounwind
|