annotate test/CodeGen/AMDGPU/llvm.amdgcn.cos.f16.ll @ 128:c347d3398279 default tip

fix
author mir3636
date Wed, 06 Dec 2017 14:37:17 +0900
parents 803732b1fca8
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
1 ; RUN: llc -march=amdgcn -mcpu=fiji -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=VI %s
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
2
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
3 declare half @llvm.amdgcn.cos.f16(half %a)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
4
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
5 ; GCN-LABEL: {{^}}cos_f16
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
6 ; GCN: buffer_load_ushort v[[A_F16:[0-9]+]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
7 ; VI: v_cos_f16_e32 v[[R_F16:[0-9]+]], v[[A_F16]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
8 ; GCN: buffer_store_short v[[R_F16]]
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
9 ; GCN: s_endpgm
121
803732b1fca8 LLVM 5.0
kono
parents: 120
diff changeset
10 define amdgpu_kernel void @cos_f16(
120
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
11 half addrspace(1)* %r,
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
12 half addrspace(1)* %a) {
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
13 entry:
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
14 %a.val = load half, half addrspace(1)* %a
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
15 %r.val = call half @llvm.amdgcn.cos.f16(half %a.val)
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
16 store half %r.val, half addrspace(1)* %r
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
17 ret void
1172e4bd9c6f update 4.0.0
mir3636
parents:
diff changeset
18 }