Mercurial > hg > Members > tobaru > cbc > CbC_llvm
comparison test/CodeGen/AMDGPU/shared-op-cycle.ll @ 95:afa8332a0e37
LLVM 3.8
author | Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp> |
---|---|
date | Tue, 13 Oct 2015 17:48:58 +0900 |
parents | test/CodeGen/R600/shared-op-cycle.ll@60c9769439b8 |
children | 1172e4bd9c6f |
comparison
equal
deleted
inserted
replaced
84:f3e34b893a5f | 95:afa8332a0e37 |
---|---|
1 ; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s | |
2 | |
3 ; CHECK: {{^}}main: | |
4 ; CHECK: MULADD_IEEE * | |
5 ; CHECK-NOT: MULADD_IEEE * | |
6 | |
7 define void @main(<4 x float> inreg %reg0, <4 x float> inreg %reg1, <4 x float> inreg %reg2) #0 { | |
8 %w0 = extractelement <4 x float> %reg0, i32 3 | |
9 %w1 = extractelement <4 x float> %reg1, i32 3 | |
10 %w2 = extractelement <4 x float> %reg2, i32 3 | |
11 %sq0 = fmul float %w0, %w0 | |
12 %r0 = fadd float %sq0, 2.0 | |
13 %sq1 = fmul float %w1, %w1 | |
14 %r1 = fadd float %sq1, 2.0 | |
15 %sq2 = fmul float %w2, %w2 | |
16 %r2 = fadd float %sq2, 2.0 | |
17 %v0 = insertelement <4 x float> undef, float %r0, i32 0 | |
18 %v1 = insertelement <4 x float> %v0, float %r1, i32 1 | |
19 %v2 = insertelement <4 x float> %v1, float %r2, i32 2 | |
20 %res = call float @llvm.AMDGPU.dp4(<4 x float> %v2, <4 x float> %v2) | |
21 %vecres = insertelement <4 x float> undef, float %res, i32 0 | |
22 call void @llvm.R600.store.swizzle(<4 x float> %vecres, i32 0, i32 2) | |
23 ret void | |
24 } | |
25 | |
26 ; Function Attrs: readnone | |
27 declare float @llvm.AMDGPU.dp4(<4 x float>, <4 x float>) #1 | |
28 | |
29 declare void @llvm.R600.store.swizzle(<4 x float>, i32, i32) | |
30 | |
31 attributes #0 = { "ShaderType"="1" } | |
32 attributes #1 = { readnone } |