Mercurial > hg > Members > tobaru > cbc > CbC_llvm
view test/CodeGen/ARM/2013-05-13-AAPCS-byval-padding.ll @ 128:c347d3398279 default tip
fix
author | mir3636 |
---|---|
date | Wed, 06 Dec 2017 14:37:17 +0900 |
parents | afa8332a0e37 |
children |
line wrap: on
line source
;PR15293: ARM codegen ice - expected larger existing stack allocation ;RUN: llc -mtriple=arm-linux-gnueabihf < %s | FileCheck %s %struct.S227 = type { [49 x i32], i32 } define void @check227( i32 %b, %struct.S227* byval nocapture %arg0, %struct.S227* %arg1) { ; b --> R0 ; arg0 --> [R1, R2, R3, SP+0 .. SP+188) ; arg1 --> SP+188 entry: ;CHECK: sub sp, sp, #12 ;CHECK: push {r11, lr} ;CHECK: sub sp, sp, #4 ;CHECK: add r0, sp, #12 ;CHECK: stm r0, {r1, r2, r3} ;CHECK: ldr r0, [sp, #212] ;CHECK: bl useInt ;CHECK: add sp, sp, #4 ;CHECK: pop {r11, lr} ;CHECK: add sp, sp, #12 %0 = ptrtoint %struct.S227* %arg1 to i32 tail call void @useInt(i32 %0) ret void } declare void @useInt(i32)