Mercurial > hg > Members > tobaru > cbc > CbC_llvm
view test/CodeGen/X86/combine-fcopysign.ll @ 128:c347d3398279 default tip
fix
author | mir3636 |
---|---|
date | Wed, 06 Dec 2017 14:37:17 +0900 |
parents | 803732b1fca8 |
children |
line wrap: on
line source
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+sse4.1 | FileCheck %s --check-prefix=SSE ; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefix=AVX ; ; NOTE: this is generated by utils/update_llc_test_checks.py but we can't check NAN types (PR30443), ; so we need to edit it to remove the NAN constant comments ; ; copysign(x, c1) -> fabs(x) iff ispos(c1) define <4 x float> @combine_vec_fcopysign_pos_constant0(<4 x float> %x) { ; SSE-LABEL: combine_vec_fcopysign_pos_constant0: ; SSE: # BB#0: ; SSE-NEXT: movaps {{.*#+}} xmm1 = [2.000000e+00,2.000000e+00,2.000000e+00,2.000000e+00] ; SSE-NEXT: andps {{.*}}(%rip), %xmm1 ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: orps %xmm1, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_pos_constant0: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm1, %xmm2, %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm2, %xmm0, %xmm0 ; AVX-NEXT: vorps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %x, <4 x float> <float 2.0, float 2.0, float 2.0, float 2.0>) ret <4 x float> %1 } define <4 x float> @combine_vec_fcopysign_pos_constant1(<4 x float> %x) { ; SSE-LABEL: combine_vec_fcopysign_pos_constant1: ; SSE: # BB#0: ; SSE-NEXT: movaps {{.*#+}} xmm1 = [0.000000e+00,2.000000e+00,4.000000e+00,8.000000e+00] ; SSE-NEXT: andps {{.*}}(%rip), %xmm1 ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: orps %xmm1, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_pos_constant1: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm1 ; AVX-NEXT: vandps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm1 ; AVX-NEXT: vandps {{.*}}(%rip), %xmm1, %xmm1 ; AVX-NEXT: vorps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %x, <4 x float> <float 0.0, float 2.0, float 4.0, float 8.0>) ret <4 x float> %1 } define <4 x float> @combine_vec_fcopysign_fabs_sgn(<4 x float> %x, <4 x float> %y) { ; SSE-LABEL: combine_vec_fcopysign_fabs_sgn: ; SSE: # BB#0: ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_fabs_sgn: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm1 ; AVX-NEXT: vandps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = call <4 x float> @llvm.fabs.v4f32(<4 x float> %y) %2 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %x, <4 x float> %1) ret <4 x float> %2 } ; copysign(x, c1) -> fneg(fabs(x)) iff isneg(c1) define <4 x float> @combine_vec_fcopysign_neg_constant0(<4 x float> %x) { ; SSE-LABEL: combine_vec_fcopysign_neg_constant0: ; SSE: # BB#0: ; SSE-NEXT: movaps {{.*#+}} xmm1 = [-2.000000e+00,-2.000000e+00,-2.000000e+00,-2.000000e+00] ; SSE-NEXT: andps {{.*}}(%rip), %xmm1 ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: orps %xmm1, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_neg_constant0: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm1, %xmm2, %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm2, %xmm0, %xmm0 ; AVX-NEXT: vorps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %x, <4 x float> <float -2.0, float -2.0, float -2.0, float -2.0>) ret <4 x float> %1 } define <4 x float> @combine_vec_fcopysign_neg_constant1(<4 x float> %x) { ; SSE-LABEL: combine_vec_fcopysign_neg_constant1: ; SSE: # BB#0: ; SSE-NEXT: movaps {{.*#+}} xmm1 = [-0.000000e+00,-2.000000e+00,-4.000000e+00,-8.000000e+00] ; SSE-NEXT: andps {{.*}}(%rip), %xmm1 ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: orps %xmm1, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_neg_constant1: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm1 ; AVX-NEXT: vandps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm1 ; AVX-NEXT: vandps {{.*}}(%rip), %xmm1, %xmm1 ; AVX-NEXT: vorps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %x, <4 x float> <float -0.0, float -2.0, float -4.0, float -8.0>) ret <4 x float> %1 } define <4 x float> @combine_vec_fcopysign_fneg_fabs_sgn(<4 x float> %x, <4 x float> %y) { ; SSE-LABEL: combine_vec_fcopysign_fneg_fabs_sgn: ; SSE: # BB#0: ; SSE-NEXT: movaps {{.*#+}} xmm2 = [-0.000000e+00,-0.000000e+00,-0.000000e+00,-0.000000e+00] ; SSE-NEXT: orps %xmm2, %xmm1 ; SSE-NEXT: andps %xmm2, %xmm1 ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: orps %xmm1, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_fneg_fabs_sgn: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vorps %xmm2, %xmm1, %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm3 ; AVX-NEXT: vandps %xmm3, %xmm0, %xmm0 ; AVX-NEXT: vandps %xmm2, %xmm1, %xmm1 ; AVX-NEXT: vorps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = call <4 x float> @llvm.fabs.v4f32(<4 x float> %y) %2 = fsub <4 x float> <float -0.0, float -0.0, float -0.0, float -0.0>, %1 %3 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %x, <4 x float> %2) ret <4 x float> %3 } ; copysign(fabs(x), y) -> copysign(x, y) define <4 x float> @combine_vec_fcopysign_fabs_mag(<4 x float> %x, <4 x float> %y) { ; SSE-LABEL: combine_vec_fcopysign_fabs_mag: ; SSE: # BB#0: ; SSE-NEXT: andps {{.*}}(%rip), %xmm1 ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: orps %xmm1, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_fabs_mag: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm2, %xmm1, %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm2, %xmm0, %xmm0 ; AVX-NEXT: vorps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = call <4 x float> @llvm.fabs.v4f32(<4 x float> %x) %2 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %1, <4 x float> %y) ret <4 x float> %2 } ; copysign(fneg(x), y) -> copysign(x, y) define <4 x float> @combine_vec_fcopysign_fneg_mag(<4 x float> %x, <4 x float> %y) { ; SSE-LABEL: combine_vec_fcopysign_fneg_mag: ; SSE: # BB#0: ; SSE-NEXT: andps {{.*}}(%rip), %xmm1 ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: orps %xmm1, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_fneg_mag: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm2, %xmm1, %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm2, %xmm0, %xmm0 ; AVX-NEXT: vorps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = fsub <4 x float> <float -0.0, float -0.0, float -0.0, float -0.0>, %x %2 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %1, <4 x float> %y) ret <4 x float> %2 } ; copysign(copysign(x,z), y) -> copysign(x, y) define <4 x float> @combine_vec_fcopysign_fcopysign_mag(<4 x float> %x, <4 x float> %y, <4 x float> %z) { ; SSE-LABEL: combine_vec_fcopysign_fcopysign_mag: ; SSE: # BB#0: ; SSE-NEXT: andps {{.*}}(%rip), %xmm1 ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: orps %xmm1, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_fcopysign_mag: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm2, %xmm1, %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm2, %xmm0, %xmm0 ; AVX-NEXT: vorps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %x, <4 x float> %z) %2 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %1, <4 x float> %y) ret <4 x float> %2 } ; copysign(x, copysign(y,z)) -> copysign(x, z) define <4 x float> @combine_vec_fcopysign_fcopysign_sgn(<4 x float> %x, <4 x float> %y, <4 x float> %z) { ; SSE-LABEL: combine_vec_fcopysign_fcopysign_sgn: ; SSE: # BB#0: ; SSE-NEXT: andps {{.*}}(%rip), %xmm2 ; SSE-NEXT: andps {{.*}}(%rip), %xmm0 ; SSE-NEXT: orps %xmm2, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_fcopysign_sgn: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm1 ; AVX-NEXT: vandps %xmm1, %xmm2, %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandps %xmm2, %xmm0, %xmm0 ; AVX-NEXT: vorps %xmm1, %xmm0, %xmm0 ; AVX-NEXT: retq %1 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %y, <4 x float> %z) %2 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %x, <4 x float> %1) ret <4 x float> %2 } ; copysign(x, fp_extend(y)) -> copysign(x, y) define <4 x double> @combine_vec_fcopysign_fpext_sgn(<4 x double> %x, <4 x float> %y) { ; SSE-LABEL: combine_vec_fcopysign_fpext_sgn: ; SSE: # BB#0: ; SSE-NEXT: movaps %xmm2, %xmm3 ; SSE-NEXT: cvtss2sd %xmm2, %xmm4 ; SSE-NEXT: movshdup {{.*#+}} xmm5 = xmm2[1,1,3,3] ; SSE-NEXT: movaps %xmm2, %xmm6 ; SSE-NEXT: movhlps {{.*#+}} xmm6 = xmm6[1,1] ; SSE-NEXT: shufps {{.*#+}} xmm3 = xmm3[3,1,2,3] ; SSE-NEXT: movaps {{.*#+}} xmm7 ; SSE-NEXT: movaps %xmm0, %xmm2 ; SSE-NEXT: andps %xmm7, %xmm2 ; SSE-NEXT: movaps {{.*#+}} xmm8 = [-0.000000e+00,-0.000000e+00] ; SSE-NEXT: andps %xmm8, %xmm4 ; SSE-NEXT: orps %xmm4, %xmm2 ; SSE-NEXT: movhlps {{.*#+}} xmm0 = xmm0[1,1] ; SSE-NEXT: andps %xmm7, %xmm0 ; SSE-NEXT: xorps %xmm4, %xmm4 ; SSE-NEXT: cvtss2sd %xmm5, %xmm4 ; SSE-NEXT: andps %xmm8, %xmm4 ; SSE-NEXT: orps %xmm0, %xmm4 ; SSE-NEXT: movlhps {{.*#+}} xmm2 = xmm2[0],xmm4[0] ; SSE-NEXT: movaps %xmm1, %xmm0 ; SSE-NEXT: movhlps {{.*#+}} xmm0 = xmm0[1,1] ; SSE-NEXT: andps %xmm7, %xmm0 ; SSE-NEXT: cvtss2sd %xmm3, %xmm3 ; SSE-NEXT: andps %xmm8, %xmm3 ; SSE-NEXT: orps %xmm0, %xmm3 ; SSE-NEXT: andps %xmm7, %xmm1 ; SSE-NEXT: xorps %xmm0, %xmm0 ; SSE-NEXT: cvtss2sd %xmm6, %xmm0 ; SSE-NEXT: andps %xmm8, %xmm0 ; SSE-NEXT: orps %xmm0, %xmm1 ; SSE-NEXT: movlhps {{.*#+}} xmm1 = xmm1[0],xmm3[0] ; SSE-NEXT: movaps %xmm2, %xmm0 ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_fpext_sgn: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastsd {{.*}}(%rip), %ymm2 ; AVX-NEXT: vandps %ymm2, %ymm0, %ymm0 ; AVX-NEXT: vcvtps2pd %xmm1, %ymm1 ; AVX-NEXT: vbroadcastsd {{.*}}(%rip), %ymm2 ; AVX-NEXT: vandps %ymm2, %ymm1, %ymm1 ; AVX-NEXT: vorps %ymm1, %ymm0, %ymm0 ; AVX-NEXT: retq %1 = fpext <4 x float> %y to <4 x double> %2 = call <4 x double> @llvm.copysign.v4f64(<4 x double> %x, <4 x double> %1) ret <4 x double> %2 } ; copysign(x, fp_round(y)) -> copysign(x, y) define <4 x float> @combine_vec_fcopysign_fptrunc_sgn(<4 x float> %x, <4 x double> %y) { ; SSE-LABEL: combine_vec_fcopysign_fptrunc_sgn: ; SSE: # BB#0: ; SSE-NEXT: movaps %xmm0, %xmm3 ; SSE-NEXT: movaps {{.*#+}} xmm5 ; SSE-NEXT: andps %xmm5, %xmm0 ; SSE-NEXT: cvtsd2ss %xmm1, %xmm6 ; SSE-NEXT: movaps {{.*#+}} xmm4 = [-0.000000e+00,-0.000000e+00,-0.000000e+00,-0.000000e+00] ; SSE-NEXT: andps %xmm4, %xmm6 ; SSE-NEXT: orps %xmm6, %xmm0 ; SSE-NEXT: movshdup {{.*#+}} xmm6 = xmm3[1,1,3,3] ; SSE-NEXT: andps %xmm5, %xmm6 ; SSE-NEXT: movhlps {{.*#+}} xmm1 = xmm1[1,1] ; SSE-NEXT: cvtsd2ss %xmm1, %xmm1 ; SSE-NEXT: andps %xmm4, %xmm1 ; SSE-NEXT: orps %xmm6, %xmm1 ; SSE-NEXT: unpcklps {{.*#+}} xmm0 = xmm0[0],xmm1[0],xmm0[1],xmm1[1] ; SSE-NEXT: movaps %xmm3, %xmm1 ; SSE-NEXT: movhlps {{.*#+}} xmm1 = xmm1[1,1] ; SSE-NEXT: andps %xmm5, %xmm1 ; SSE-NEXT: xorps %xmm6, %xmm6 ; SSE-NEXT: cvtsd2ss %xmm2, %xmm6 ; SSE-NEXT: andps %xmm4, %xmm6 ; SSE-NEXT: orps %xmm1, %xmm6 ; SSE-NEXT: insertps {{.*#+}} xmm0 = xmm0[0,1],xmm6[0],xmm0[3] ; SSE-NEXT: shufps {{.*#+}} xmm3 = xmm3[3,1,2,3] ; SSE-NEXT: andps %xmm5, %xmm3 ; SSE-NEXT: movhlps {{.*#+}} xmm2 = xmm2[1,1] ; SSE-NEXT: xorps %xmm1, %xmm1 ; SSE-NEXT: cvtsd2ss %xmm2, %xmm1 ; SSE-NEXT: andps %xmm4, %xmm1 ; SSE-NEXT: orps %xmm3, %xmm1 ; SSE-NEXT: insertps {{.*#+}} xmm0 = xmm0[0,1,2],xmm1[0] ; SSE-NEXT: retq ; ; AVX-LABEL: combine_vec_fcopysign_fptrunc_sgn: ; AVX: # BB#0: ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandpd %xmm2, %xmm0, %xmm0 ; AVX-NEXT: vcvtpd2ps %ymm1, %xmm1 ; AVX-NEXT: vbroadcastss {{.*}}(%rip), %xmm2 ; AVX-NEXT: vandpd %xmm2, %xmm1, %xmm1 ; AVX-NEXT: vorpd %xmm1, %xmm0, %xmm0 ; AVX-NEXT: vzeroupper ; AVX-NEXT: retq %1 = fptrunc <4 x double> %y to <4 x float> %2 = call <4 x float> @llvm.copysign.v4f32(<4 x float> %x, <4 x float> %1) ret <4 x float> %2 } declare <4 x float> @llvm.fabs.v4f32(<4 x float> %p) declare <4 x float> @llvm.copysign.v4f32(<4 x float> %Mag, <4 x float> %Sgn) declare <4 x double> @llvm.copysign.v4f64(<4 x double> %Mag, <4 x double> %Sgn)