annotate llvm/docs/AMDGPU/gfx9_offset_smem_plain.rst @ 150:1d019706d866

LLVM10
author anatofuz
date Thu, 13 Feb 2020 15:10:13 +0900
parents
children 2e18cbf3894f
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
150
anatofuz
parents:
diff changeset
1 ..
anatofuz
parents:
diff changeset
2 **************************************************
anatofuz
parents:
diff changeset
3 * *
anatofuz
parents:
diff changeset
4 * Automatically generated file, do not edit! *
anatofuz
parents:
diff changeset
5 * *
anatofuz
parents:
diff changeset
6 **************************************************
anatofuz
parents:
diff changeset
7
anatofuz
parents:
diff changeset
8 .. _amdgpu_synid9_offset_smem_plain:
anatofuz
parents:
diff changeset
9
anatofuz
parents:
diff changeset
10 soffset
anatofuz
parents:
diff changeset
11 ===========================
anatofuz
parents:
diff changeset
12
anatofuz
parents:
diff changeset
13 An offset added to the base address to get memory address.
anatofuz
parents:
diff changeset
14
anatofuz
parents:
diff changeset
15 * If offset is specified as a register, it supplies an unsigned byte offset.
anatofuz
parents:
diff changeset
16 * If offset is specified as a 21-bit immediate, it supplies a signed byte offset.
anatofuz
parents:
diff changeset
17
anatofuz
parents:
diff changeset
18 .. WARNING:: Assembler currently supports 20-bit unsigned offsets only. Use :ref:`uimm20<amdgpu_synid_uimm20>` instead of :ref:`simm21<amdgpu_synid_simm21>`.
anatofuz
parents:
diff changeset
19
anatofuz
parents:
diff changeset
20 *Size:* 1 dword.
anatofuz
parents:
diff changeset
21
anatofuz
parents:
diff changeset
22 *Operands:* :ref:`s<amdgpu_synid_s>`, :ref:`flat_scratch<amdgpu_synid_flat_scratch>`, :ref:`xnack<amdgpu_synid_xnack>`, :ref:`vcc<amdgpu_synid_vcc>`, :ref:`ttmp<amdgpu_synid_ttmp>`, :ref:`m0<amdgpu_synid_m0>`, :ref:`simm21<amdgpu_synid_simm21>`