|
252
|
1
|
|
|
2 ; RUN: sed 's/CODE_OBJECT_VERSION/200/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=kaveri | FileCheck --check-prefix=HSA %s
|
|
|
3 ; RUN: sed 's/CODE_OBJECT_VERSION/200/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=kaveri -mattr=-flat-for-global | FileCheck --check-prefix=HSA-CI %s
|
|
|
4 ; RUN: sed 's/CODE_OBJECT_VERSION/200/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=carrizo | FileCheck --check-prefix=HSA %s
|
|
|
5 ; RUN: sed 's/CODE_OBJECT_VERSION/200/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=carrizo -mattr=-flat-for-global | FileCheck --check-prefix=HSA-VI %s
|
|
|
6 ; RUN: sed 's/CODE_OBJECT_VERSION/200/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=kaveri -filetype=obj | llvm-readobj -S --sd --syms - | FileCheck --check-prefix=ELF %s
|
|
|
7 ; RUN: sed 's/CODE_OBJECT_VERSION/200/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=kaveri | llvm-mc -filetype=obj -triple amdgcn--amdhsa -mcpu=kaveri --amdhsa-code-object-version=2 | llvm-readobj -S --sd --syms - | FileCheck %s --check-prefix=ELF
|
|
|
8 ; RUN: sed 's/CODE_OBJECT_VERSION/400/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=gfx1010 -mattr=+wavefrontsize32,-wavefrontsize64 | FileCheck --check-prefix=GFX10 --check-prefix=GFX10-W32 %s
|
|
|
9 ; RUN: sed 's/CODE_OBJECT_VERSION/400/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=gfx1010 -mattr=-wavefrontsize32,+wavefrontsize64 | FileCheck --check-prefix=GFX10 --check-prefix=GFX10-W64 %s
|
|
|
10 ; RUN: sed 's/CODE_OBJECT_VERSION/400/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=gfx1100 -mattr=+wavefrontsize32,-wavefrontsize64 | FileCheck --check-prefix=GFX10 --check-prefix=GFX10-W32 %s
|
|
|
11 ; RUN: sed 's/CODE_OBJECT_VERSION/400/g' %s | llc -mtriple=amdgcn--amdhsa -mcpu=gfx1100 -mattr=-wavefrontsize32,+wavefrontsize64 | FileCheck --check-prefix=GFX10 --check-prefix=GFX10-W64 %s
|
|
150
|
12
|
|
|
13 ; The SHT_NOTE section contains the output from the .hsa_code_object_*
|
|
|
14 ; directives.
|
|
|
15
|
|
|
16 ; ELF: Section {
|
|
|
17 ; ELF: Name: .text
|
|
|
18 ; ELF: Type: SHT_PROGBITS (0x1)
|
|
|
19 ; ELF: Flags [ (0x6)
|
|
|
20 ; ELF: SHF_ALLOC (0x2)
|
|
|
21 ; ELF: SHF_EXECINSTR (0x4)
|
|
|
22 ; ELF: }
|
|
|
23
|
|
|
24 ; ELF: SHT_NOTE
|
|
|
25 ; ELF: Flags [ (0x2)
|
|
|
26 ; ELF: SHF_ALLOC (0x2)
|
|
|
27 ; ELF: ]
|
|
|
28 ; ELF: SectionData (
|
|
|
29 ; ELF: 0000: 04000000 08000000 01000000 414D4400
|
|
|
30 ; ELF: 0010: 02000000 01000000 04000000 1B000000
|
|
|
31 ; ELF: 0020: 03000000 414D4400 04000700 07000000
|
|
|
32 ; ELF: 0030: 00000000 00000000 414D4400 414D4447
|
|
|
33 ; ELF: 0040: 50550000
|
|
|
34 ; ELF: )
|
|
|
35
|
|
|
36 ; ELF: Symbol {
|
|
|
37 ; ELF: Name: simple
|
|
|
38 ; ELF: Size: 288
|
|
|
39 ; ELF: Type: AMDGPU_HSA_KERNEL (0xA)
|
|
|
40 ; ELF: }
|
|
|
41
|
|
|
42 ; HSA-NOT: .AMDGPU.config
|
|
|
43 ; HSA: .text
|
|
|
44 ; HSA: .hsa_code_object_version 2,1
|
|
|
45 ; HSA-CI: .hsa_code_object_isa 7,0,0,"AMD","AMDGPU"
|
|
|
46 ; HSA-VI: .hsa_code_object_isa 8,0,1,"AMD","AMDGPU"
|
|
|
47
|
|
|
48 ; HSA-LABEL: .amdgpu_hsa_kernel simple
|
|
|
49 ; HSA: {{^}}simple:
|
|
|
50 ; HSA: .amd_kernel_code_t
|
|
|
51 ; HSA: enable_sgpr_private_segment_buffer = 1
|
|
|
52 ; HSA: enable_sgpr_kernarg_segment_ptr = 1
|
|
|
53
|
|
|
54 ; PRE-GFX10: enable_wavefront_size32 = 0
|
|
221
|
55 ; GFX10-W32: .amdhsa_wavefront_size32 1
|
|
|
56 ; GFX10-W64: .amdhsa_wavefront_size32 0
|
|
150
|
57
|
|
|
58 ; PRE-GFX10: wavefront_size = 6
|
|
|
59
|
|
|
60 ; HSA: call_convention = -1
|
|
|
61 ; HSA: .end_amd_kernel_code_t
|
|
236
|
62 ; HSA: s_load_{{dwordx2|b64}} s[{{[0-9]+:[0-9]+}}], s[4:5], 0x0
|
|
150
|
63
|
|
|
64 ; Make sure we are setting the ATC bit:
|
|
|
65 ; HSA-CI: s_mov_b32 s[[HI:[0-9]]], 0x100f000
|
|
|
66 ; On VI+ we also need to set MTYPE = 2
|
|
|
67 ; HSA-VI: s_mov_b32 s[[HI:[0-9]]], 0x1100f000
|
|
|
68 ; Make sure we generate flat store for HSA
|
|
|
69 ; PRE-GFX10: flat_store_dword v{{\[[0-9]+:[0-9]+\]}}, v{{[0-9]+}}
|
|
236
|
70 ; GFX10: global_store_{{dword|b32}} v{{\[[0-9]+:[0-9]+\]}}, v{{[0-9]+}}, off
|
|
150
|
71
|
|
|
72 ; HSA: .Lfunc_end0:
|
|
|
73 ; HSA: .size simple, .Lfunc_end0-simple
|
|
|
74
|
|
252
|
75 define amdgpu_kernel void @simple(ptr addrspace(1) %out) {
|
|
150
|
76 entry:
|
|
252
|
77 store i32 0, ptr addrspace(1) %out
|
|
150
|
78 ret void
|
|
|
79 }
|
|
|
80
|
|
|
81 ; HSA-LABEL: .amdgpu_hsa_kernel simple_no_kernargs
|
|
|
82 ; HSA: enable_sgpr_kernarg_segment_ptr = 0
|
|
|
83 define amdgpu_kernel void @simple_no_kernargs() {
|
|
|
84 entry:
|
|
252
|
85 store volatile i32 0, ptr addrspace(1) undef
|
|
150
|
86 ret void
|
|
|
87 }
|
|
252
|
88
|
|
|
89 !llvm.module.flags = !{!0}
|
|
|
90 !0 = !{i32 1, !"amdgpu_code_object_version", i32 CODE_OBJECT_VERSION}
|
