0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
1 //===-- MipsTargetMachine.cpp - Define TargetMachine for Mips -------------===//
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
2 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
3 // The LLVM Compiler Infrastructure
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
4 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
5 // This file is distributed under the University of Illinois Open Source
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
6 // License. See LICENSE.TXT for details.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
7 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
8 //===----------------------------------------------------------------------===//
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
9 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
10 // Implements the info about Mips target spec.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
11 //
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
12 //===----------------------------------------------------------------------===//
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
13
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
14 #include "MipsTargetMachine.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
15 #include "Mips.h"
|
|
77
|
16 #include "Mips16FrameLowering.h"
|
|
|
17 #include "Mips16HardFloat.h"
|
|
|
18 #include "Mips16ISelDAGToDAG.h"
|
|
|
19 #include "Mips16ISelLowering.h"
|
|
|
20 #include "Mips16InstrInfo.h"
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
21 #include "MipsFrameLowering.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
22 #include "MipsInstrInfo.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
23 #include "MipsModuleISelDAGToDAG.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
24 #include "MipsOs16.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
25 #include "MipsSEFrameLowering.h"
|
|
77
|
26 #include "MipsSEISelDAGToDAG.h"
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
27 #include "MipsSEISelLowering.h"
|
|
77
|
28 #include "MipsSEInstrInfo.h"
|
|
83
|
29 #include "MipsTargetObjectFile.h"
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
30 #include "llvm/Analysis/TargetTransformInfo.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
31 #include "llvm/CodeGen/Passes.h"
|
|
83
|
32 #include "llvm/IR/LegacyPassManager.h"
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
33 #include "llvm/Support/Debug.h"
|
|
77
|
34 #include "llvm/Support/TargetRegistry.h"
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
35 #include "llvm/Support/raw_ostream.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
36 #include "llvm/Transforms/Scalar.h"
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
37 using namespace llvm;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
38
|
|
77
|
39 #define DEBUG_TYPE "mips"
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
40
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
41 extern "C" void LLVMInitializeMipsTarget() {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
42 // Register the target.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
43 RegisterTargetMachine<MipsebTargetMachine> X(TheMipsTarget);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
44 RegisterTargetMachine<MipselTargetMachine> Y(TheMipselTarget);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
45 RegisterTargetMachine<MipsebTargetMachine> A(TheMips64Target);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
46 RegisterTargetMachine<MipselTargetMachine> B(TheMips64elTarget);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
47 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
48
|
|
83
|
49 static std::string computeDataLayout(bool isLittle, MipsABIInfo &ABI) {
|
|
|
50 std::string Ret = "";
|
|
|
51
|
|
|
52 // There are both little and big endian mips.
|
|
|
53 if (isLittle)
|
|
|
54 Ret += "e";
|
|
|
55 else
|
|
|
56 Ret += "E";
|
|
|
57
|
|
|
58 Ret += "-m:m";
|
|
|
59
|
|
|
60 // Pointers are 32 bit on some ABIs.
|
|
|
61 if (!ABI.IsN64())
|
|
|
62 Ret += "-p:32:32";
|
|
|
63
|
|
|
64 // 8 and 16 bit integers only need no have natural alignment, but try to
|
|
|
65 // align them to 32 bits. 64 bit integers have natural alignment.
|
|
|
66 Ret += "-i8:8:32-i16:16:32-i64:64";
|
|
|
67
|
|
|
68 // 32 bit registers are always available and the stack is at least 64 bit
|
|
|
69 // aligned. On N64 64 bit registers are also available and the stack is
|
|
|
70 // 128 bit aligned.
|
|
|
71 if (ABI.IsN64() || ABI.IsN32())
|
|
|
72 Ret += "-n32:64-S128";
|
|
|
73 else
|
|
|
74 Ret += "-n32-S64";
|
|
|
75
|
|
|
76 return Ret;
|
|
|
77 }
|
|
|
78
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
79 // On function prologue, the stack is created by decrementing
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
80 // its pointer. Once decremented, all references are done with positive
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
81 // offset from the stack/frame pointer, using StackGrowsUp enables
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
82 // an easier handling.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
83 // Using CodeModel::Large enables different CALL behavior.
|
|
77
|
84 MipsTargetMachine::MipsTargetMachine(const Target &T, StringRef TT,
|
|
|
85 StringRef CPU, StringRef FS,
|
|
|
86 const TargetOptions &Options,
|
|
|
87 Reloc::Model RM, CodeModel::Model CM,
|
|
|
88 CodeGenOpt::Level OL, bool isLittle)
|
|
|
89 : LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
|
83
|
90 isLittle(isLittle), TLOF(make_unique<MipsTargetObjectFile>()),
|
|
|
91 ABI(MipsABIInfo::computeTargetABI(Triple(TT), CPU, Options.MCOptions)),
|
|
|
92 DL(computeDataLayout(isLittle, ABI)), Subtarget(nullptr),
|
|
|
93 DefaultSubtarget(TT, CPU, FS, isLittle, *this),
|
|
77
|
94 NoMips16Subtarget(TT, CPU, FS.empty() ? "-mips16" : FS.str() + ",-mips16",
|
|
83
|
95 isLittle, *this),
|
|
77
|
96 Mips16Subtarget(TT, CPU, FS.empty() ? "+mips16" : FS.str() + ",+mips16",
|
|
83
|
97 isLittle, *this) {
|
|
77
|
98 Subtarget = &DefaultSubtarget;
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
99 initAsmInfo();
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
100 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
101
|
|
83
|
102 MipsTargetMachine::~MipsTargetMachine() {}
|
|
|
103
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
104 void MipsebTargetMachine::anchor() { }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
105
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
106 MipsebTargetMachine::
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
107 MipsebTargetMachine(const Target &T, StringRef TT,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
108 StringRef CPU, StringRef FS, const TargetOptions &Options,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
109 Reloc::Model RM, CodeModel::Model CM,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
110 CodeGenOpt::Level OL)
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
111 : MipsTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {}
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
112
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
113 void MipselTargetMachine::anchor() { }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
114
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
115 MipselTargetMachine::
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
116 MipselTargetMachine(const Target &T, StringRef TT,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
117 StringRef CPU, StringRef FS, const TargetOptions &Options,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
118 Reloc::Model RM, CodeModel::Model CM,
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
119 CodeGenOpt::Level OL)
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
120 : MipsTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {}
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
121
|
|
83
|
122 const MipsSubtarget *
|
|
|
123 MipsTargetMachine::getSubtargetImpl(const Function &F) const {
|
|
|
124 Attribute CPUAttr = F.getFnAttribute("target-cpu");
|
|
|
125 Attribute FSAttr = F.getFnAttribute("target-features");
|
|
|
126
|
|
|
127 std::string CPU = !CPUAttr.hasAttribute(Attribute::None)
|
|
|
128 ? CPUAttr.getValueAsString().str()
|
|
|
129 : TargetCPU;
|
|
|
130 std::string FS = !FSAttr.hasAttribute(Attribute::None)
|
|
|
131 ? FSAttr.getValueAsString().str()
|
|
|
132 : TargetFS;
|
|
|
133 bool hasMips16Attr =
|
|
|
134 !F.getFnAttribute("mips16").hasAttribute(Attribute::None);
|
|
|
135 bool hasNoMips16Attr =
|
|
|
136 !F.getFnAttribute("nomips16").hasAttribute(Attribute::None);
|
|
|
137
|
|
|
138 // FIXME: This is related to the code below to reset the target options,
|
|
|
139 // we need to know whether or not the soft float flag is set on the
|
|
|
140 // function before we can generate a subtarget. We also need to use
|
|
|
141 // it as a key for the subtarget since that can be the only difference
|
|
|
142 // between two functions.
|
|
|
143 Attribute SFAttr = F.getFnAttribute("use-soft-float");
|
|
|
144 bool softFloat = !SFAttr.hasAttribute(Attribute::None)
|
|
|
145 ? SFAttr.getValueAsString() == "true"
|
|
|
146 : Options.UseSoftFloat;
|
|
|
147
|
|
|
148 if (hasMips16Attr)
|
|
|
149 FS += FS.empty() ? "+mips16" : ",+mips16";
|
|
|
150 else if (hasNoMips16Attr)
|
|
|
151 FS += FS.empty() ? "-mips16" : ",-mips16";
|
|
|
152
|
|
|
153 auto &I = SubtargetMap[CPU + FS + (softFloat ? "use-soft-float=true"
|
|
|
154 : "use-soft-float=false")];
|
|
|
155 if (!I) {
|
|
|
156 // This needs to be done before we create a new subtarget since any
|
|
|
157 // creation will depend on the TM and the code generation flags on the
|
|
|
158 // function that reside in TargetOptions.
|
|
|
159 resetTargetOptions(F);
|
|
|
160 I = llvm::make_unique<MipsSubtarget>(TargetTriple, CPU, FS, isLittle, *this);
|
|
|
161 }
|
|
|
162 return I.get();
|
|
|
163 }
|
|
|
164
|
|
77
|
165 void MipsTargetMachine::resetSubtarget(MachineFunction *MF) {
|
|
|
166 DEBUG(dbgs() << "resetSubtarget\n");
|
|
83
|
167
|
|
|
168 Subtarget = const_cast<MipsSubtarget *>(getSubtargetImpl(*MF->getFunction()));
|
|
77
|
169 MF->setSubtarget(Subtarget);
|
|
|
170 return;
|
|
|
171 }
|
|
|
172
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
173 namespace {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
174 /// Mips Code Generator Pass Configuration Options.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
175 class MipsPassConfig : public TargetPassConfig {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
176 public:
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
177 MipsPassConfig(MipsTargetMachine *TM, PassManagerBase &PM)
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
178 : TargetPassConfig(TM, PM) {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
179 // The current implementation of long branch pass requires a scratch
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
180 // register ($at) to be available before branch instructions. Tail merging
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
181 // can break this requirement, so disable it when long branch pass is
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
182 // enabled.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
183 EnableTailMerge = !getMipsSubtarget().enableLongBranchPass();
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
184 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
185
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
186 MipsTargetMachine &getMipsTargetMachine() const {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
187 return getTM<MipsTargetMachine>();
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
188 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
189
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
190 const MipsSubtarget &getMipsSubtarget() const {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
191 return *getMipsTargetMachine().getSubtargetImpl();
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
192 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
193
|
|
77
|
194 void addIRPasses() override;
|
|
|
195 bool addInstSelector() override;
|
|
|
196 void addMachineSSAOptimization() override;
|
|
83
|
197 void addPreEmitPass() override;
|
|
77
|
198
|
|
83
|
199 void addPreRegAlloc() override;
|
|
77
|
200
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
201 };
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
202 } // namespace
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
203
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
204 TargetPassConfig *MipsTargetMachine::createPassConfig(PassManagerBase &PM) {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
205 return new MipsPassConfig(this, PM);
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
206 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
207
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
208 void MipsPassConfig::addIRPasses() {
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
209 TargetPassConfig::addIRPasses();
|
|
83
|
210 addPass(createAtomicExpandPass(&getMipsTargetMachine()));
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
211 if (getMipsSubtarget().os16())
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
212 addPass(createMipsOs16(getMipsTargetMachine()));
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
213 if (getMipsSubtarget().inMips16HardFloat())
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
214 addPass(createMips16HardFloat(getMipsTargetMachine()));
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
215 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
216 // Install an instruction selector pass using
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
217 // the ISelDag to gen Mips code.
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
218 bool MipsPassConfig::addInstSelector() {
|
|
77
|
219 addPass(createMipsModuleISelDag(getMipsTargetMachine()));
|
|
|
220 addPass(createMips16ISelDag(getMipsTargetMachine()));
|
|
|
221 addPass(createMipsSEISelDag(getMipsTargetMachine()));
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
222 return false;
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
223 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
224
|
|
33
|
225 void MipsPassConfig::addMachineSSAOptimization() {
|
|
|
226 addPass(createMipsOptimizePICCallPass(getMipsTargetMachine()));
|
|
|
227 TargetPassConfig::addMachineSSAOptimization();
|
|
|
228 }
|
|
|
229
|
|
83
|
230 void MipsPassConfig::addPreRegAlloc() {
|
|
|
231 if (getOptLevel() == CodeGenOpt::None)
|
|
77
|
232 addPass(createMipsOptimizePICCallPass(getMipsTargetMachine()));
|
|
|
233 }
|
|
|
234
|
|
83
|
235 TargetIRAnalysis MipsTargetMachine::getTargetIRAnalysis() {
|
|
|
236 return TargetIRAnalysis([this](Function &F) {
|
|
|
237 if (Subtarget->allowMixed16_32()) {
|
|
|
238 DEBUG(errs() << "No Target Transform Info Pass Added\n");
|
|
|
239 // FIXME: This is no longer necessary as the TTI returned is per-function.
|
|
|
240 return TargetTransformInfo(getDataLayout());
|
|
|
241 }
|
|
|
242
|
|
|
243 DEBUG(errs() << "Target Transform Info Pass Added\n");
|
|
|
244 return TargetTransformInfo(BasicTTIImpl(this, F));
|
|
|
245 });
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
246 }
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
247
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
248 // Implemented by targets that want to run passes immediately before
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
249 // machine code is emitted. return true if -print-machineinstrs should
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
250 // print out the code after the passes.
|
|
83
|
251 void MipsPassConfig::addPreEmitPass() {
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
252 MipsTargetMachine &TM = getMipsTargetMachine();
|
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
253 addPass(createMipsDelaySlotFillerPass(TM));
|
|
77
|
254 addPass(createMipsLongBranchPass(TM));
|
|
|
255 addPass(createMipsConstantIslandPass(TM));
|
0
Kaito Tokumori <e105711@ie.u-ryukyu.ac.jp>
parents:
diff
changeset
|
256 }
|
