annotate test/CodeGen/AMDGPU/vop-shrink-non-ssa.mir @ 147:c2174574ed3a

LLVM 10
author Shinji KONO <kono@ie.u-ryukyu.ac.jp>
date Wed, 14 Aug 2019 16:55:33 +0900
parents 3a76565eade5
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
1 # RUN: llc -march=amdgcn -verify-machineinstrs -run-pass si-shrink-instructions -o - %s | FileCheck -check-prefix=GCN %s
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
2 ...
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
3 # GCN-LABEL: name: fold_imm_non_ssa{{$}}
134
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
4 # GCN: %0:vgpr_32 = V_MOV_B32_e32 123, implicit $exec
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
5 # GCN: %2:vgpr_32 = V_ADD_I32_e32 456, %0, implicit-def $vcc, implicit $exec
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
6
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
7 name: fold_imm_non_ssa
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
8 tracksRegLiveness: true
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
9 registers:
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
10 - { id: 0, class: vgpr_32 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
11 - { id: 1, class: vgpr_32 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
12 - { id: 2, class: vgpr_32 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
13 - { id: 3, class: sreg_64 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
14 body: |
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
15 bb.0:
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
16 %0 = COPY undef %0
134
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
17 %0 = V_MOV_B32_e32 123, implicit $exec
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
18 %1 = V_MOV_B32_e32 456, implicit $exec
147
c2174574ed3a LLVM 10
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 134
diff changeset
19 %2, $vcc = V_ADD_I32_e64 %0, %1, 0, implicit $exec
c2174574ed3a LLVM 10
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 134
diff changeset
20 S_ENDPGM 0
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
21
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
22 ...
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
23 # GCN-LABEL: name: fold_partially_defined_superreg{{$}}
134
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
24 # GCN: %1:vgpr_32 = V_MOV_B32_e32 456, implicit $exec
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
25 # GCN: %2:vgpr_32 = V_ADD_I32_e32 123, %1, implicit-def $vcc, implicit $exec
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
26 name: fold_partially_defined_superreg
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
27 tracksRegLiveness: true
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
28 registers:
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
29 - { id: 0, class: vgpr_32 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
30 - { id: 1, class: vgpr_32 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
31 - { id: 2, class: vgpr_32 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
32 - { id: 3, class: vreg_64 }
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
33 body: |
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
34 bb.0:
134
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
35 undef %3.sub0 = V_MOV_B32_e32 123, implicit $exec, implicit-def %3
3a76565eade5 update 5.0.1
mir3636
parents: 121
diff changeset
36 %1 = V_MOV_B32_e32 456, implicit $exec
147
c2174574ed3a LLVM 10
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 134
diff changeset
37 %2, $vcc = V_ADD_I32_e64 %3.sub0, %1, 0, implicit $exec
c2174574ed3a LLVM 10
Shinji KONO <kono@ie.u-ryukyu.ac.jp>
parents: 134
diff changeset
38 S_ENDPGM 0
121
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
39
803732b1fca8 LLVM 5.0
kono
parents:
diff changeset
40 ...